

CHAPTER 3 DEBUG MONIT

3.8	Data Conversion (DC)
3.9	Dump S-Records (DU)
3.10	Go Direct (GD)
3.11	Go To Next Instruction (GN).....
3.12	Go Execute User Program (GO).....
3.13	Go To Temporary Breakpoint (GT).....
3.14	Help (H).....
3.15	Load S-Records From Host (LO)
3.16	Macro Define/Display/Delete (MAL/NOM
3.17	Macro Edit (MAE).....
3.18	Macro Expansion Listing Enable/Disable (
3.19	Memory Display (MD)
3.20	Memory Modify (MM).....
3.21	Memory Set (MS)
3.22	Offset Registers Display/Modify (OF)
3.23	Printer Attach/Detach (PA/NOPA).....
3.24	Port Format (PF)
3.24.1	List Current Port Assignments
3.24.2	Port Configuration.....
3.24.3	Port Format Parameters
3.24.4	New Port Assignment.....
3.25	Register Display (RD)
3.26	Cold/Warm Reset (RESET).....
3.27	Register Modify (RM)
3.28	Register Set (RS)
3.29	Switch Directories (SD).....
3.30	Trace (T)
3.31	Trace On Change Of Control Flow (TC)....
3.32	Transparent Mode (TM)
3.33	Trace To Temporary Breakpoint (TT).....
3.34	Verify S-Records Against Memory (VE)...

CHAPTER 4 ASSEMBLY

4.1	Introduction.....
4.1.1	M68300 Family Assembly Language.....
4.1.1.1	Machine-Instruction Operation.....
4.1.1.2	Directives.....
4.1.2	M68300 Family Resident Structured.....
4.2	Source Program Coding.....
4.2.1	Source Line Format
4.2.1.1	Operation Field.....
4.2.1.2	Operand Field

M68CPU32BUG D**USER'S M****M68CPU**

© MOTOROLA, INC., 1991

TABLE OF C

Motorola reserves the right to make changes w
improve reliability, function or design. Motorola
application or use of any product or circuit desc
under its patent rights nor the rights of others. M
authorized for use as components in systems inte
applications intended to support or sustain life, o
the Motorola product could create a situation wl
Buyer purchase or use Motorola products for an
Buyer shall indemnify and hold Motorola and its
distributors harmless against all claims, costs, c
fees arising out of, directly or indirectly, any cl
such unintended or unauthorized use, even if s
regarding the design or manufacture of the part.

CHAPTER 1 GENER

1.1	Introduction.....
1.2	General Description.....
1.3	Using This Manual
1.4	Installation and Start-Up.....
1.5	System Restart
1.5.1	Reset.....
1.5.2	Abort.....
1.5.3	Break
1.6	Memory Requirements
1.7	Terminal Input/Output Control.....

CHAPTER 2 DEBUG M

2.1	Introduction.....
2.2	Entering Debugger Command Lines
2.2.1	Syntactic Variables.....
2.2.1.1	Expression as a Parameter.....
2.2.1.2	Address as a Parameter.....
2.2.1.3	Offset Registers
2.2.2	Port Numbers.....
2.3	Entering And Debugging Programs.....
2.4	Calling System Utilities From User Program.....
2.5	Preserving Debugger Operating Environment.....
2.5.1	CPU32Bug Vector Table and Works.....
2.5.2	CPU32Bug Exception Vectors.....
2.5.2.1	Using CPU32Bug Target Vector.....
2.5.2.2	Creating Vector Tables.....
2.5.2.3	CPU32Bug Generalized Exception.....
2.6	Function Code Support.....

CHAPTER 3 DEBUG M

3.1	Introduction.....
3.2	Block Of Memory Compare (BC)
3.3	Block Of Memory Fill (BF).....
3.4	Block Of Memory Move (BM).....
3.5	Breakpoint Insert/Delete (BR/NOBR).....
3.6	Block Of Memory Search (BS).....
3.7	Block Of Memory Verify (BV)

FIGURES

- 1-1. CPU32Bug Operation Mode Flow Diagram
 1-2. BCC Memory Map

LIST OF]**TABLES**

- 2-1. Debugger Address Parameter Format.....
 2-2. CPU32Bug Exception Vectors
- 3-1. Debug Monitor Commands
- 4-1. CPU32Bug Assembler Addressing Modes.
- 5-1. CPU32Bug System Call Routines
- 6-1. MCU CPU Diagnostic Tests.....
 6-2. Memory Diagnostic Tests.....
- B-1. Self-Test Error Messages.....
- C-1. CPU32Bug Customization Area.....
- C-2. MCU SCI Communication Formats
- C-3. Rev. A Chip Selection Summary
- C-4. Rev. B Chip Selection Summary
- C-5. BCC Rev. C Chip Selection Summary
- C-6. PFB Rev. C Compatibility

LIST OF**CHAPTER 4 ASSEMBLER/**

- 4.2.1.3 Disassembled Source Line
- 4.2.1.4 Mnemonics and Delimiters
- 4.2.1.5 Character Set
- 4.2.2 Addressing Modes
- 4.2.3 Define Constant Directive (DC.W)
- 4.2.4 System Call Directive (SYSCALL)
- 4.3 Entering and Modifying Source Program...
- 4.3.1 Executing the Assembler/Disassembler
- 4.3.2 Entering a Source Line
- 4.3.3 Entering Branch and Jump Addresses
- 4.3.4 Assembler Output/Program Listings

CHAPTER 5 SY

- 5.1 Introduction.....
- 5.1.1 Executing System Calls Through TR.....
- 5.1.2 Input/Output String Formats.....
- 5.2 System Call Routines.....
- 5.2.1 Calculate BCD Equivalent Specified.....
- 5.2.2 Parse Value, Assign to Variable (.CH.....
- 5.2.3 Check for Break (.CHKBRK)
- 5.2.4 Timer Delay Function (.DELAY).....
- 5.2.5 Unsigned 32 x 32 Bit Divide (.DIVU)
- 5.2.6 Erase Line (.ERASLN).....
- 5.2.7 Input Character Routine (.INCHR)
- 5.2.8 Input Line Routine (.INLN).....
- 5.2.9 Input Serial Port Status (.INSTAT).....
- 5.2.10 Unsigned 32 x 32 Bit Multiply (.MU.....
- 5.2.11 Output Character Routine (.OUTCH)
- 5.2.12 Output String Using Pointers (.OUTI)
- 5.2.13 Print <CR><LF> (.PCRLF)
- 5.2.14 Read Line to Fixed-Length Buffer (.L.....
- 5.2.15 Read String Into Variable-Length Bu.....
- 5.2.16 Return to CPU32Bug (.RETURN)
- 5.2.17 Send Break (.SNDBRK).....
- 5.2.18 Compare Two Strings (.STRCMP)
- 5.2.19 Timer Initialization (.TM_INI)
- 5.2.20 Read Timer (.TM_RD)
- 5.2.21 Start Timer at T=0 (.TM_STR0)
- 5.2.22 Output String with Data (.WRITD/W)
- 5.2.23 Output String Using Character Count

CHAPTER 6 DIAGNOSTIC TESTS

6.1	Introduction.....
6.2	Diagnostic Monitor.....
6.2.1	Monitor Start-Up
6.2.2	Command Entry and Directories.....
6.2.3	Help (HE)
6.2.4	Self Test (ST)
6.2.5	Switch Directories (SD)
6.2.6	Loop-On-Error Mode (LE).....
6.2.7	Stop-On-Error Mode (SE)
6.2.8	Loop-Continue Mode (LC).....
6.2.9	Non-Verbose Mode (NV).....
6.2.10	Display Error Counters (DE).....
6.2.11	Clear (Zero) Error Counters (ZE).....
6.2.12	Display Pass Count (DP).....
6.2.13	Zero Pass Count (ZP)
6.3	Utilities
6.3.1	Write Loop
6.3.2	Read Loop
6.3.3	Write/Read Loop
6.4	CPU Tests For The MCU (CPU).....
6.4.1	Register Test (CPU A)
6.4.2	Instruction Test (CPU B).....
6.4.3	Address Mode Test (CPU C).....
6.4.4	Exception Processing Test (CPU D)
6.5	Memory Tests (MT).....
6.5.1	Set Function Code (MT A).....
6.5.2	Set Start Address (MT B).....
6.5.3	Set Stop Address (MT C)
6.5.4	Set Bus Data Width (MT D).....
6.5.5	March Address Test (MT E).....
6.5.6	Walk a Bit Test (MT F).....
6.5.7	Refresh Test (MT G)
6.5.8	Random Byte Test (MT H).....
6.5.9	Program Test (MT I)
6.5.10	Test and Set Test (MT J)
6.6	Bus Error Test (BERR).....

APPENDIX A S-RECORDS

A.1	Introduction.....
A.2	S-Record Content.....
A.3	S-Record Types.....
A.4	S-Records Creation.....

APPENDIX B SELF-TEST SUMMARY

B.1	Introduction.....
-----	-------------------

APPENDIX C USER CUSTOMIZATION

C.1	Introduction.....
C.2	CPU32BUG Customization.....
C.3	Customization Table
C.4	Communication Formats
C.5	BCC REV. A Chip Selection Summary
C.6	BCC REV. B Chip Selection Summary.....
C.7	BCC REV. C Chip Selection Summary
C.8	Platform Board (PFB) REV. C Compatibility.....
C.9	CPU32BUG Questions and Answers

NO

In order for high-baud rate CPU32Bug and the terminal to must use XON/XOFF handshake have missing characters, check that handshaking is enabled.

3. Power up the system. CPU32Bug message (which includes version number)

1.5 SYSTEM RESTART

There are three ways to initialize the system to appropriate system restart technique.

1.5.1 Reset

The M68300PFB platform board reset switch reset switch is first pushed the MCU send the default possible terminal lockup. There are two reset methods in CPU32Bug default, refer to the **RESET** command. System initialization occurs, similar to the BC restored to their default states. The serial port is cleared. The offset registers are cleared. The target character queues are cleared. On-board devices (EEPROM, ROM, etc.) are reset, CPU32Bug variables and tables are preserved, and breakpoints are set.

Use reset if the processor halts, for example, if the environment is lost (vector table is destroyed, etc).

1.5.2 Abort

The M68300PFB platform board abort switch to is executed while running target code, a snapshot of the target registers. For this reason abort is appropriate being debugged. Use abort to regain control if the PC, stack pointers, etc. help pinpoint malfunctions.

Abort generates a non-maskable, level-seven interrupt state at the time of an abort and are displayed on the user code are removed and the breakpoint taken by the debugger.

CHAP

GENERAL IN

1.1 INTRODUCTION

This chapter provides a general description, instructions, memory requirements, and a terminal interface for the M68CPU32BUG Debug Monitor (hereafter referred to as CPU32Bug). This manual covers the 1.00 version of the CPU32Bug.

1.2 GENERAL DESCRIPTION

The CPU32Bug package evaluates and debugs software running on the M68300PFB Platform Board Computer. System evaluation facilities include a monitor program, assembly language programs. Various CPU32Bug routines that handle memory management, file I/O, and other functions are available to user programs through the TRAP #1 interrupt.


CPU32Bug includes:

- Commands for display and modification of memory
- Breakpoint capabilities,
- An assembler/disassembler useful for assembly language development
- A power-up self test feature which verifies basic hardware operation
- A command-driven user-interactive shell for entering commands
- A user interface which accepts commands from a terminal or host computer

There are two modes of operation in the CPU32Bug: normal operation and diagnostic mode. When the user is in the diagnostic mode, the monitor program is not displayed, and the user has access to the debugging features. In the diagnostic mode the prompt CPU32Diagnostic is displayed and the user can enter diagnostic commands (see Chapter 6). These mode selection commands are:

CPU32Bug is command-driven. It performs various operations based on commands entered at the keyboard. Figure 1-1 illustrates how the monitor program executes entered commands and the prompt reappears when a command is entered which causes execution of user target code. The monitor program then returns to CPU32Bug. This depends upon the user's command.

CPU32Bug is similar to Motorola's other debuggers, but there are some differences. Many of the commands are more powerful than those in other debuggers. The debugger has more detailed error messages and a better user interface.

**Figure 1-1. CPU32Bug Ope**

1.3 USING THIS MANUAL

Those users unfamiliar with debugging packages and the CPU32Bug. This provides information about CPU32Bug.

Paragraph 1.4 Installation and Start-up describes how to install the CPU32Bug module and obtaining the CPU32Bug prompt on the terminal.

For questions about syntax or operation of a command, refer to the paragraph which describes that particular command.

Some debugger commands take advantage of the command descriptions in Chapter 3 assuming assembler/disassembler functionality. Chapter 3 describes the assembler and disassembler.

NO

In the examples shown, all user inputs are indicated by the examples by distinguishing between output by CPU32Bug. The symbol <CR> indicates the user's terminal keyboard. Whenever this return should be entered by the user.

1.4 INSTALLATION AND START-UP

Use the following set-up procedure to enable CPU32Bug.

1. Configure the jumpers on the BCC according to Motorola publication number M68332B.
2. Connect the DB-9 serial communication cable from the computer which is to be the CPU32Bug host to P4 on the BCC.

Set up the terminal as follows:

- Eight bits per character
- One stop bit per character
- Parity disable
- 9600 baud rate

1.5.3 Break

The **BREAK** key on the terminal keyboard generates an interrupt. The only time break is recognized is when the CPU32Bug is running in the debugger console. Break removes any breakpoints that were intact. Break does not, however, take a snapshot of the target registers. It is useful for terminating active memory dump blocks of data.

NO

When using terminal emulation programs such as Kermit, the BREAK key on the keyboard sends a control character to the program and may not be transmitted correctly. Consult your emulation program's user manual for information on how to send a BREAK signal to the port connection.

1.6 MEMORY REQUIREMENTS

The program portion of CPU32Bug is approximately 12k bytes. The BCC contains 128k bytes and is mapped to the first 128k bytes of memory. The CPU32Bug code is position-independent and can be loaded at any address. The last 128k bytes of the EPROM (\$F0000 - \$FFFFF) is blank and is used for CPU32Bug Customization.

CPU32Bug requires a minimum of 12k bytes of memory. This memory may be either off-board system memory or on-board RAM. On-board RAM allows stand-alone operation.

The first 12k bytes are used for CPU32Bug software. The next 128k bytes of memory is reserved as user space. Whenever the CPU32Bug is initialized to the beginning user space address, it initializes all memory addresses at the end of the user space. The target memory is initialized to the beginning of the user space. Register initialization is done by the CPU32 Reference Manual for information regarding register initialization on/reset.

INTERNAL RAM(1)	XXX7FF(2)
MCU INTERNAL MODULES	XXX000
OPTIONAL FPCP(3) PFB(4): U5	FFFFFFF
ALTERNATE MCU INTERNAL MODULES LOCATION (see APPENDIX C)	FFF000
OPTIONAL RAM/EPROM PFB: U2 & U4	FFE800
CPU32BUG EPROM BCC: U4	800000
OPTIONAL RAM PFB: U1 & U3	7FF000
TARGET RAM BCC: U2 & U3	110000 /12
SYSTEM RAM BCC: U2 & U3	100000
	0E0000
	020000
	010000
	003000 —
	000000 —

- (1) Consult the MCU device User's Manual
- (2) XXXBase address is user programmable, such as internal RAM, can be configured using the Initialization Table (INITTB)
- (3) Floating Point Coprocessor - MC68882
- (4) Platform Board
- (5) Depends on the memory device type

1.7 TERMINAL INPUT/OUTPUT COMMANDS

When entering a command at the prompt, the character preceding the character, this indicates that the character key was struck (the character key).

^X (Cancel line) The cursor is backspaced.

^H (backspace) The cursor is moved left, the cursor position is erased.

**** (delete/rubout) Performs the same function as ^H.

^D (redisplay) The entire command line is redisplayed.

When observing output from any CPU32Bug command, enter a character to control the output, if the XON/XOFF characters are initialized to "S" and "Q" respectively by CPU32Bug, the PF command. The initialized (default) mode is:

^S (wait) Console output is halted.

^Q (resume) Console output is resumed.

Figure 1-2. BC0

EXAMPLES

Valid expressions.

Expression
FF0011
45+99
&45+&99
@35+@67+@10
%10011110+%1001
88<<10
AA&F0

The total value of the expression must be between 0 and 65,535.

2.2.1.2 Address as a Parameter

Many commands use <ADDR> as a parameter. In the one accepted by the MC68300 Family one-l word address mode is allowed. An address+offset register mode is also

Table 2-1 summarizes the address formats used in debugger command lines.

2.1 INTRODUCTION

CPU32Bug performs various operations in response to debugger commands. When the debugger prompt CPU32Bug> appears, the user may enter commands and accept commands.

2.2 ENTERING DEBUGGER COMMANDS

As the command line is entered it is stored in an internal buffer. When a carriage return is entered. This allows the user to enter multiple commands as described in paragraph 1.7.

The debugger executes commands and returns the results. A command causes execution of user target code, (described in paragraph 5.2.15). The debugger. This depends upon the user program. If no target code is specified, then control returns to the debugger buffer. The program also returns control to the debugger buffer. (described in paragraph 5.2.16). Also refer to the descriptions of the **GO** commands.

In general debugger commands include:

- A command identifier (i.e., **MD** or **GO**). Upper- or lower-case characters are allowed.
- At least one intervening space before the command identifier.
- A port number for running with multi-target systems.
- Any required arguments, as specified by the command identifier.
- An option field, set off by a semicolon, which specifies optional conditions of the command.
- Some commands (**MD**, **GO**, **T**, etc.) require a carriage return (<CR>) only causes the last command to be repeated, or to be incremented. Thus after an **MD** command, the user can display the contents of memory by entering a carriage return (<CR>). After a **GO** command, entering a carriage return (<CR>) will cause the command to be repeated.
- Multiple debugger commands may be entered sequentially. Enter each command with the explanation provided.

The commands use a modified Backus-Naur syntax.

The angular brackets enclose a syntactic variable is replaced by the symbols it represents.

- [] Square brackets enclose a symbol that occurs zero or one time. If more than one character is required, characters are enclosed in quotes.
- [...] Square brackets follow a symbol that indicates optional/repetitive. The symbol may occur one or more times.
- | This symbol indicates that two or more symbols separated by a string are alternatives.
- / Select one or more of the symbols separated by a string.
- { } Brackets enclose optional symbols.

2.2.1 Syntactic Variables

The following syntactic variables are used in addition, other syntactic variables may be used in the command descriptions in which they occur.

- | | |
|---------|--|
| | Delimiter; either a comma or a semicolon. See detail in paragraph 2.2.1.1 |
| <ADDR> | Address (described in detail in paragraph 2.2.1.1) |
| <COUNT> | Count; the same syntax as <ADDR> |
| <RANGE> | A range of memory addresses: <ADDR><ADDR> |
| <TEXT> | An ASCII string of as many characters as needed, ending with a double quote mark ('TEXT'). |

2.2.1.1 Expression as a Parameter

An expression is one or more numeric values separated by operators.

+	plus
-	minus
*	multiplied by
/	divided by
&	logical AND
<<	shift left
>>	shift right

Base identifiers define numeric values as either a hex, decimal, octal, or binary value.

Base	Identifier
Hexadecimal	\$
Decimal	&
Octal	@
Binary	%

If no base identifier is specified, then the numeric value is assumed to be in decimal.

A numeric value may also be expressed as a string literal. A string literal must begin and end with single quotes. The string literal is evaluated as the concatenation of the ASCII values of the characters in the string, plus the value of the character preceding the first quote and the character following the last quote.

String Literal
'A'
'ABC'
'TEST'

Evaluation of an expression is always from left to right, starting with the first operator in the expression. There is no operator precedence. All operators are evaluated first. Nested parenthetical sub-expressions are evaluated last.

2.5.1 CPU32Bug Vector Table and Workspaces

CPU32Bug requires 12k bytes of RAM to operate. The first 1024-bytes are reserved for the stack. The second 1024-bytes are reserved as an exception vector table. CPU32Bug reserves space for static variables and global variables. After the static variables, CPU32Bug allocates memory for the system stack pointer to the top of this area.

With the exception of the first 1024-byte vector table, the rest of the reserved memory areas. Refer to paragraph 1.6 for example, a user program inadvertently wrote communication parameters, these parameters would be loaded into the system terminal. If a user program contains a jump or branch instruction, the address may be loaded into the processor's counter, causing a trap.

2.5.2 CPU32Bug Exception Vectors

The debugger exception vectors are listed below. The target program vector table or the associated assembly language file (e.g., .S) will not operate.

Table 2-2. CPU32Bug Exception Vectors

Vector Number	Offset	Exception	Description
4	\$10	Illegal	Ir G
9	\$24	Trace	T
31	\$7C	Level 7 interrupt	A
47	\$BC	TRAP #15	S
66	\$108	User Defined	T

When the debugger handles one of the exceptions, it will automatically left pointing past the bottom of the exception table. The stack pointer values just before the exception occurs in the debugger facility (through an exception) is transparent to the user. The stack.

Table 2-1. Debugger Addressing

Format	Example	Symbol Description
N	140	Absolute address (any valid expression).
N+Rn	332+R5	Absolute address plus base displacement accepted by the assembler.
(An)	(A1)	Address register n.
(d,An)	(120,A1)	Address register n and data register d.
or	120(A1)	
d(An)		
(d,An,Xn)	(&120,A1,D2)	Address register n and data register d and index register n.
or	&120(A1,D2)	
d(An,Xn)		
		Address register n and data register d and index register n accepted).
Symbol Description		
N - Absolute address (any valid expression).		
Dn - Data register n.		
An - Address register n.		
Xn - Index register n (An or Dn) d Displacement.		
Bd - Base displacement (any valid expression).		
Rn - Offset register n.		
ZXn - Zero suppressed register Xn.		

2.2.1.3 Offset Registers

Eight pseudo-registers (R0 through R7) called offset registers are used for re-locatable and position-independent files. These registers have a value of 0 (normally 0), but when loaded into memory, due to the relocation, they have different memory location. Implementing offset registers is done by the listing with addresses in the loaded program. The debugger takes into account this difference and forcing the displacement field to the correct format. The range for each offset register is set by the base and top addresses for an offset register sets which may overlap. In the event that an address is loaded, one that yields the least offset is chosen.

NO

Relative addresses are limited to the range of the closest offset register.

EXAMPLE

A portion of the listing file for the MC68300 Family DOS re-

```

1
2
3
4
5      0 00000000 48E78080
6      0 00000004 4280
7      0 00000006 1018
8      0 00000008 5340
9      0 0000000A 12D8
10     0 0000000C 51 C8FFFC
11     0 00000010 4CDF0101
12     0 00000014

13
14
***** TOTAL ERRORS 0-
***** TOTAL WARNINGS

```

The above program was loaded at address 00004

```
CPU32Bug>MD 427C;DI<CR>
0000427C 48E78080      MOVEM.L
00004280 4280          CLR.L
00004282 1018          MOVE.B
00004284 5340          SUBQ.W
00004286 12D8          MOVE.B
00004288 51C8FFFC     DBF
0000428C 4CDF0101     MOVEM.L
00004290 4E75          RTS
```

By using one of the offset registers, the disassembly listing file address as follows:

```
CPU32Bug>OF R0<CR>
R0 =00000000 00000000? 427C: 16.<
CPU32Bug>MD 0+R0;DI<CR>
00000+R0 48E78080      MOVEM.L
00004+R0 4280          CLR.L
00006+R0 1018          MOVE.B
00008+R0 5340          SUBQ.W
0000A+R0 12D8          MOVE.B
0000C+R0 51C8FFFC     DBF
00010+R0 4CDF0101     MOVEM.L
00014+R0 4E75          RTS
CPU32Bug>
```

For Additional information about the offset regis

2.2.2 Port Numbers

Some CPU32Bug commands allow the user to specify port numbers. Valid port numbers are:

0 - MCU SCI Port (RS-232C communication)

Although CPU32Bug supports other ports (see Chapter 1), the BCC does not have enough memory to support additional ports. Thus the commands **PF** and **VE** can only use port 0. Those commands are functional without additional hardware.

2.3 ENTERING AND DEBUGGING PROGRAMS

There are various ways to enter a user program into memory using the assembler/disassembler option and the debugger.

The user enters the program one source line at a time. The source code is assembled and the object code is loaded into memory using the CPU32Bug assembler/disassembler.

Another way to enter a program is to download a hex file (from a computer). The program must be in S-record format and assembled or compiled on the host system. The program is loaded into memory via the debugger **LO** command. Alteratively, use the CPU32Bug **MM** command as outlined above to load a hex file. A communication link must exist between the host computer and the target board.

2.4 CALLING SYSTEM UTILITIES FROM THE DEBUGGER

A convenient method to input and output characters is provided by the TRAP #15 instructions. This feature allows the user to input and output characters directly into the target code. Refer to Chapter 5 for details on how to execute them from a user program.

2.5 PRESERVING DEBUGGER OPERATIONS

Avoiding contamination of the debugger operations is discussed in the previous paragraphs. CPU32Bug uses certain MCU on-board memory to store temporary variables, exception vectors, and dependent memory space, then the debugger may

Before the normal register display information displayed. This includes the type of exception wi

Mnemonic	Description
SSW	Special S
Fault Addr.	Faulted A
Data	Data
Cur. PC	Program
Cnt. Reg.	Internal T Count Re

The upper nibble of the count register (Cnt. Reg.) is always 00. This is a limitation of the MC9S08 MCU device. Consult the CPU32 Reference Manual for more details.

Notice that the target stack pointer is different. The value of the stack pointer is the same as the value of the stacked exception stack frame. Example:

```
CPU32Bug>MD (A7):C<CR>
00003FE8 A700 0000 3000 C008 00
00003FF8 0000 3000 0001 0065
CPU32Bug>
```

2.6 FUNCTION CODE SUPPORT

Function codes identify the address space being accessed and the extension of the address. The function codes provide the proper memory location.

For this reason, all debugger commands involve the specification of function codes:

The caret (^) symbol following the address indicates the function code. The function code can be entered by specifying a number between 0 and 7. The syntax for specifying function codes are:

<ADDR>^<FC> Sets the function code to <

<ADDR>^^ Toggles the displaying of

<ADDR>^<FC>= Sets the function code to the default value at power-on

EXAMPLE

Trace one instruction using the RD command.

```
CPU32Bug>RD<CR>
PC =00003000 SR =2700=TR:OB
SFC =5=SD DFC =5=SD
D0 =00000000 D1 =00000000
D4 =00000000 D5 =00000000
A0 =00000000 A1 =00000000
A4 =00000000 A5 =00000000
00003000 203900100000 MOT
```

```
CPU32Bug>T<CR>
PC =00003006 SR =2700=TR:OB
SFC =5=SD DFC =5=SD
D0 =12345678 D1 =00000000
D4 =00000000 D5 =00000000
A0 =00000000 A1 =00000000
A4 =00000000 A5 =00000000
00003006 D280 ADD.L D0
CPU32Bug>
```

Notice that the value of the target stack pointer remains the same. This means that no exception has taken place. The user program may have caused the exception or it may be caused by the CPU32Bug or it may create a separate exception.

2.5.2.1 Using CPU32Bug Target Vector Table

CPU32Bug initializes and maintains a vector table. Any user program started by the CPU32Bug with a vector table in memory has its address loaded into the target-state-vector base address. The target program's address is loaded into the target-state-vector base address. For verification use the RD command immediately after the target state vector registers.

CPU32Bug loads the target-vector table with the address of other vector locations with the address of a general vector table (see section 2.5.2.3). The target program allocates as many vectors as possible into the table. If the vector location is not available, the accompanying debugger functions will be lost.

CPU32Bug maintains a separate vector table for the debugger in memory space. The debugger vector table is not modified by the target program. No modifications should ever be made to it.

2.5.2.2 Creating Vector Tables

A user program may create a separate vector table. In this case, the user program must change the value of the vector table entry corresponding to the exception. To use the debugger facilities, copy the vector table entry to one of the corresponding user vector table locations (block 2.5.2.3).

The vector for the CPU32Bug generalized exception (see section 2.5.2.3) may be copied from offset \$08 (Bus error) in the user's vector table where a separate diagnostic support in the event execution of the exception. The generalized exception handler given identifies the type of the exception.

The following is an example of a user routine which copies the vector base register to point at it.

```

*
***      BUILDX - Build exception vector
*
BUILDX    MOVEC.L    VBR,A0
           LEA          $1 0000,A1
           MOVE.L       $8(A0),D0
           MOVE.W       $3FC,D1
LOOP       MOVE.L       D0,(A1,D1)
           SU BQ.W     #4, D 1
           BPL.B       LOOP
           MOVE.L       $1 0(A0),$1
           MOVE.L       $24(A0),$24
           MOVE.L       $BC(A0),$BC
           LEA.L        TIMER(PC),Z
           MOVE.L       A2,$2C(A1)
           MOVEC.L     A1 ,VBR
           RTS
           END

```

The user program may use one or more of the exception vectors. The user can determine which operation if the user's exception handler can determine when to pass the exception to the debugger.

When an exception occurs which requires debugger intervention, the user's exception handler must read the vector offset from memory. This offset is added to the address of the CPU32Bug exception vector (the program saves), producing the address of the CPU32Bug exception handler. The user then jumps to the address stored at this vector (the address of the CPU32Bug exception handler).

The user program must ensure an exception stack is available so the processor would create for the particular exception handler.

EXAMPLE

The user exception handle

```

*
*** EXCEPT - Exception handler ***
*
EXCEPT    SUBQ.L    #4,A7
           LINK      A6,#0
           MOVEM.L   A0-A5/D0-D7,-(A6)
: decide here if user code will handle
           MOVE.L    BUFVBR,A0
           MOVE.W    14(A6),D0
           AND.W    #$0FFF,D0
           MOVE.L    (A0,D0.W),4(A6)
           UNLK
           RTS

```

2.5.2.3 CPU32Bug Generalized Exception Handler

The CPU32Bug generalized exception handler supports several types of exceptions. For these exceptions, the target stack pointer points to the stack frame of the exception. In this way, if an unexpected exception occurs during a task, the stack frame displays to assist in determining the cause of the exception.

EXAMPLE

Bus error at address \$F0000000 of memory location \$F0000000

```

CPU32Bug>RD<CR>
PC  =00003000  SR  =2700=TR:OFF_S_7_
SFC =5=SD      DFC =5=SD      USP
D0  =00000000  D1  =00000000  D2
D4  =00000000  D5  =00000000  D6
A0  =00000000  A1  =00000000  A2
A4  =00000000  A5  =00000000  A6
00003000 203900F0  0000      MOVE.L
CPU32Bug>T<CR>
Exception: Bus Error
Format/Vector=C008
SSW=0065 Fault Addr.=00F00000 Data=FFFF
PC  =00003000  SR  =A700=TR:ALL_S_7_
SFC =5=SD      DFC =5=SD      USP
D0  =00000000  D1  =00000000  D2
D4  =00000000  D5  =00000000  D6
A0  =00000000  A1  =00000000  A2
A4  =00000000  A5  =00000000  A6
00003000 203900F0  0000      MOVE.L
CPU32Bug>

```

The valid function code mnemonics are:

Table 3-1. Debug Monitor

Command Mnemonic	Title
OF	Offset Registers Display/Move
PA/NOPA	Printer Attach/Detach
PF	Port Format
RD	Register Display
RESET	Cold/Warm Reset
RM	Register Modify
RS	Register Set
SD	Switch Directories
T	Trace
TC	Trace On Change of Control
TM	Transparent Mode
TT	Trace To Temporary Breakpoint
VE	Verify S-Records Against

Each command is described in the following table. In section 2.1. In the examples of the debugger commands, the symbol <CR> helps clarify examples by distinguishing user input from the command. The symbol <CR> represents the carriage return character. The symbol indicates the user should enter a carriage

Function	Code Mnemonic
0	F0
1	UD
2	UP
3	F3
4	F4
5	SD
6	SP
7	CS

The **BR**, **GD**, **GO**, and **GT** commands set the value of the supervisor register. When the supervisor register space is determined by bit 13 (the S-bit) of the supervisor register, UP is used. By specifying a function code, the supervisor register is forced to the correct state before execution begins.

For the **GT** command, the temporary breakpoint address defaults to SP or UP, depending on the state of the supervisor register.

Though function codes are supported, the BCC and BCD operate.

EXAMPLE

To change data at location

```
CPU32Bug>m 5000^ud<CR>
00005000^UD 0000 ? 1234.<CR>
```

3.1 INTRODUCTION

This chapter contains descriptions and examples of the debug monitor commands. Table 3-1 summarizes these commands.

Table 3-1. Debug Monitor Commands

Command Mnemonic	Description
BC	Block of Memory Compare
BF	Block of Memory Fill
BM	Block of Memory Move
BR/NOBR	Breakpoint Insert/Delete
BS	Block of Memory Search
BV	Block of Memory Verify
DC	Data Conversion
DU	Dump S-Records
GD	Go Direct (Ignore Breakpoints)
GN	Go to Next Instruction
GO	Go Execute User Program
GT	Go To Temporary Breakpoint
HE	Help
LO	Load S-Records from Host
MA/NOMA	Macro Define/Display/Delete
MAE	Macro Edit
MAL/NOMAL	Macro Expansion Listing
MD	Memory Display
MM	Memory Modify (alias M)
MS	Memory Set

BF

Block of M

```
CPU32Bug>BF 4000:10 4E71 ;B<CR>
Effective address: 00004000
Effective count : &16
Truncated data = $71
CPU32Bug>MD 4000:30;B<CR>
00004000 71 71 71 71 71 71 71 71 71 71 7
00004010 00 00 00 00 00 00 00 00 00 00 0
00004020 00 00 00 00 00 00 00 00 00 00 0
CPU32Bug>
```

The specified data did not fit into the specified
"Data = " message was output.

```
CPU32Bug>BF 4000,4006 12345678 ;L<CR>
Effective address: 00004000
Effective address: 00004003
CPU32Bug>MD 4000:30;B<CR>
00004000 12 34 56 78 00 00 00 00 00 0
00004010 00 00 00 00 00 00 00 00 00 0
00004020 00 00 00 00 00 00 00 00 00 0
CPU32Bug>
```

The longword pattern would not fit evenly in t1
and the "Effective address" messages reflect the
the specified address.

```
CPU32Bug>BF 4000:18 0 1<CR>
Effective address: 00004000
Effective count : &24
CPU32Bug>MD 4000:18<CR>
00004000 0000 0001 0002 0003 0004 0005
00004010 0008 0009 000A 000B 000C 000D
00004020 0010 0011 0012 0013 0014 0015
```

BC

Block of Mem

3.2 BLOCK OF MEMORY COMPARISON

BC <range><addr>[;B|W|L]

options:

B – Byte

W – Word

L – Longword

The **BC** command compares the contents of the memory at **<addr>** place in memory, beginning at **<addr>**.

The option field is only allowed when **<range>** is specified. The option B or L defines the size of data to which the count is applied. The option W would mean to compare four bytes. If the range beginning address is greater than the end address, then no comparison is made. If an option field is specified without a count in the command, then the count is assumed to be 1.

For the following examples, assume the following memory contents:

```
CPU32Bug>MD 4000:20;B<CR>
00004000 54 48 49 53 20 49 53 20 41
00004010 00 00 00 00 00 00 00 00 00
```

```
CPU32Bug>MD 4100:20;B<CR>
00004100 54 48 49 53 20 49 53 20 41
00004110 00 00 00 00 00 00 00 00 00
```

EXAMPLES

```
CPU32Bug>BC 4000,401F 4100<CR>
Effective address: 00004000
Effective address: 0000401F
Effective address: 00004100
CPU32Bug>
```

BC

Block of Mem

```
CPU32Bug>BC 4000:20 4100;B<CR>
Effective address: 00004000
Effective count : &32
Effective address: 00004100
CPU32Bug>
```

Mem

```
CPU32Bug>MM 410F;B<CR>
0000410F 21? 0.<CR>
CPU32Bug>
```

Cre

```
CPU32Bug>BC 4000:20 4100;B<CR>
Effective address: 00004000
Effective count : &32
Effective address: 00004100
0000400F: 21    0000410F: 00
CPU32Bug>
```

Mis

BF

Block of M

3.3 BLOCK OF MEMORY FILL**BF <range><data>[<increment>]**

where:

<data> and <increment> are both express

options:

B – Byte

W – Word

L – Longword

The **BF** command fills the specified range of memory with the data specified, then <data> is incremented by this amount. If <increment> remains a constant value. Enter a negative value to fill the memory with a pattern . The data entered by the user is right-justified in the memory field specified by the option selected. The default field size is byte.

User-entered data or increment must fit into the field size. If truncation occurs, then a message is printed saying the data or increment value.

If the range is specified using a count then the count is used.

Truncation always occurs on byte or word sized fields. For example, entering "-1" internally becomes \$FFFF for byte sized fields and \$FFFFFF for word sized fields. There is no difference between \$FFFF and \$FFFFFF, so truncation occurs for byte or word sized fields.

If the upper address of the range is not on the count boundary, then data is filled to the last boundary. The boundaries of the specified range are not written under the command. The boundaries displayed by the command show the extent of the data.

EXAMPLES

Assume memory from \$4000 to \$401F.

```
CPU32Bug>BF 4000,401F 4E71<CR>
Effective address: 00004000
Effective address: 0000401F
CPU32Bug>MD 4000 402F<CR>
00004000 4E71 4E71 4E71 4E71 4E71 4E71
00004010 4E71 4E71 4E71 4E71 4E71 4E71
00004020 0000 0000 0000 0000 0000 0000
```

Since no option was specified, the length of the data is determined by the range specified.

BS

Block of Mem

3.6 BLOCK OF MEMORY SEARCH

BS <range><text> [;B|W|L] or

BS <range><data>[<mask>]

The **BS** command searches the specified range for a pattern. This command has three modes:

Mode 1 LITERAL STRING SEARCH — the literal string entered by the user is stored in a <text> field. The size as specified in the count field in <range> refers to bytes available only if <range> is specifying the address of the first byte of the match.

Mode 2 DATA SEARCH — a data pattern line. The data field size is entered as word (W). The size entered in the <range> in <RANGE> refers to bytes, word or data search:

1. The user-entered data pattern or leading zeros are added to the specified size.
2. Successive bytes, words, or compared to the user-entered at bit positions corresponding then a default mask of all ones. The mask is the same size as the data.
3. If the "N" (non-aligned) option is on a byte-by-byte basis, reduces the size of <data>. This is sought, but is not expected.
4. If a match is found, the address along with the memory contents at the memory location is displayed.

Mode 3 DATA VERIFICATION — If the contents do not match the user-displayed. Otherwise this mode is

BM

Block of Mem

3.4 BLOCK OF MEMORY MOVE

BM <range><addr> [;B|W|L]

options:

B – Byte

W – Word

L – Longword

The **BM** command copies the contents of the memory place in memory, beginning at <addr>. The count is specified using a count. In this case the B, W, or L referring. For example, a count of four with an L (or 16 bytes) to the new location. An error results if the range.

EXAMPLES Assume memory from \$4000 to \$4100

```
CPU32Bug>MD 4100:20;B<CR>
00004100 544B 4953 2049 5320 4120 544
00004110 0000 0000 0000 0000 0000 000
```

```
CPU32Bug>BM 4100 410F 4000<CR>
Effective address: 00004100
Effective address: 0000410F
Effective address: 00004000
```

```
CPU32Bug>MD 4000:20;B<CR>
00004000 5448 4953 2049 5320 4120 544
00004010 0000 0000 0000 0000 0000 000
```

This utility is useful for patching assembly code in a program in memory at address \$6000.

```
CPU32Bug>MD 6000 600A;DI<CR>
00004000 D480 ADD.L
00004002 E2A2 ASR.L
00004004 2602 MOVE.L
00004006 4E4F0021 SYSCALL
0000400A 4E71 NOP
```

BM

Block of Me

Now suppose the user would like to insert an ASR.L instruction. Block move the object code c

```
CPU32Bug>BM 6002 600B 6004<CR>
Effective address: 00006002
Effective address: 0000600B
Effective address: 00006004
CPU32Bug>MD 6000 600C;DI<CR>
00006000 D480          ADD
00006002 E2A2          ASR
00006004 E2A2          ASR
00006006 2602          MOV
00006008 4E4F          SYS
0000600C 4E71          NOP
```

Now the user need simply enter the NOP at addr

```
CPU32Bug>MM 6002;DI <CR>
00006002 E2A2          ASR.L
00006002 4E71          NOP
00006004 E2A2          ASR.L
CPU32Bug>
```

```
CPU32Bug>MD 6000 600C;DI<CR>
00006000 D480          ADD.L
00006002 4E71          NOP
00006004 E2A2          ASR.L
00006006 2602          MOVE.L
00006008 4E4F          TRAP
0000600C 4E71          NOP
CPU32Bug>
```

BR**NOBR**

Breakpo

Breakpoi

3.5 BREAKPOINT INSERT/DELETE

BR {<addr>[:<count>]}

NOBR [<addr>]

The **BR** command allows the user to set a target for debugging purposes. Enter only the **BR** command to add the address to the breakpoint table, or enter {<addr> [:<count>]} to set during target code execution a breakpoint with 0<count>. The processor will stop at the target registers and control returned to CPU32Bug after completion of the target code execution.

Breakpoints are normally only used in RAM, but can also be set in ROM under the TRACE commands (see T, TC, and TT).

As many as eight breakpoints can be defined. Breakpoints are set one at a time either BR or NOBR is used. If an address is added to the breakpoint table. The count at the breakpoint address is fetched before a breakpoint is set. A hexidecimal input, unless a numeric identifier preceding the address is decremented with each fetch. Every time a breakpoint is hit, the handler routine prints the CPU state on the screen. The maximum <count> is a 32-bit value (\$FFFFFFFE).

NOBR is used to delete breakpoints from the breakpoint table. To delete a breakpoint from the breakpoint table, enter **NOBR** followed by the address. All entries are deleted from the breakpoint table at once.

EXAMPLE

```
CPU32Bug>BR 4000,4200 4700:&12 <CR>
BREAKPOINTS
00004000          00004200
00004700:C
```

```
CPU32Bug>NOBR 4200 <CR>
BREAKPOINTS
00004000          00004700:C
```

```
CPU32Bug>NOBR <CR>
BREAKPOINTS
CPU32Bug>
```

BV

Block of Me

EXAMPLES

Assume memory from \$6000

```
CPU32Bug>MD 6000:30;B <CR>
00006000 4E71 4E71 4E71 4E71 4E71 4E71
00006010 4E71 4E71 4E71 4E71 4E71 4E71
00006020 4E71 4E71 4E71 4E71 4E71 4E71
CPU32Bug>BV 6000 601F 4E71 <CR>      Defa
Effective address: 00006000
Effective address: 0000601F
CPU32Bug>
```

Assume memory from \$5000 to \$502F is as indicated

```
CPU32Bug>MD 5000:30;B<CR>
00005000 0000 0000 0000 0000 0000 0000
00005010 0000 0000 0000 0000 0000 0000
00005020 0000 0000 0000 0000 0000 4AFB
CPU32Bug>BV 5000:30,0;B<CR>
Effective address: 00005000
Effective count : &48
0000502A|4A 0000502B|FB 0000502C|4.
0000502E|4A 0000502F|FB
CPU32Bug>
```

Assume memory from \$7000 to \$702F is as indicated

```
CPU32Bug>MD 7000:18 <CR>
00007000 0000 0001 0002 0003 0004 0005
00007010 0008 FFFF 000A 000B 000C 000D
00007020 0010 0011 0012 0013 0014 0015
CPU32Bug>BV 7000:18,0,1 <CR>
Effective address: 00007000
Effective count : &24
00007012|FFFF
CPU32Bug>
```

BS

Block of Mem

In all three modes information on matches is output. 24 lines of matches are displayed on the screen indicating there are more lines to display. Press the **BREAK** key to cancel the output and exit the command.

If a match (or a mismatch in the case of Mode 1) whose beginning is within and end is outside of the range specified, the last match is output stating that the last match does not lie entirely within contiguous memory with this command without specifying a range.

EXAMPLES

Assume the following data is in memory

```
00003000 0000 0045 7272 6F72 2053 7461
00003010 3446 2F2F 436F 6E66 6967 5461
00003020 7461 7274 3A00 0000 0000 0000
```

```
CPU32Bug>BS 3000 302F 'Task Status'<CR>
Effective address: 00003000
Effective address: 0000302F
-not found-
```

```
CPU32Bug>BS 3000 302F 'Error Status'<CR>
Effective address: 00003000
Effective address: 0000302F
00003003
```

```
CPU32Bug>BS 3000 301F 'ConfigTableStart'
Effective address: 00003000
Effective address: 0000301F
00003014
-last match extends over range boundary
```

```
CPU32Bug>BS 3000:30 't' ;B<CR>
Effective address: 00003000
Effective count : &48
0000300A 0000300C 00003020 00003023
```

BS

Block of Mer

CPU32Bug>**BS 3000:18,2F2F<CR>**
 Effective address: 00003000
 Effective count : &24
 00003012|2F2F

CPU32Bug>**bs 3000,302F 3d34<CR>**
 Effective address: 00003000
 Effective address: 0000302F
 -not found-

CPU32Bug>**bs 3000,302F 3d34 ;n<CR>**
 Effective address: 00003000
 Effective address: 0000302F
 0000300F|3D34

CPU32Bug>**BS 3000:30 60,F0 ;B<CR>**
 Effective address: 00003000
 Effective count : &48
 00003006|6F 0000300B|61 00003015|6F
 00003017|66 00003018|69 00003019|67
 0000301C|62 0000301D|6C 0000301E|65

CPU32Bug>**BS 3000 302F 0 F;V<CR>**
 Effective address: 00003000
 Effective address: 0000302F
 00003002|0045 00003004|7272 0000300
 0000300A|7461 0000300C|7475 0000300
 00003012|2F2F 00003014|436F 0000301
 0000301A|5461 0000301C|626C 0000301
 00003022|7274

BV

Block of Me

3.7 BLOCK OF MEMORY VERIFY

BV <range><data> [<increment>]

where:

<data> and <increment> are both express

options:

B – Byte

W – Word

L – Longword

The **BV** command compares the specified range of memory. If an increment is specified, then <data> is incremented by the value of <increment>. If no increment is specified, then <data> remains a constant value. Enter the data to be compared. The data entered by the user is right-justified in memory. The length of the data is determined by the length (as specified by the option selected). The command truncates the data to fit into the specified size.

User-entered data or increment must fit into the specified size. If the data does not fit, then truncation occurs, then a message is printed saying that the data did not fit. If the increment is not specified, then a message is printed saying that the increment value is required.

If the range is specified using a count then the count must be valid.

Truncation always occurs on byte or word sized fields. For example, entering "-1" internally becomes \$FFFF for byte sized fields and \$FFFFFF for word sized fields. There is no difference between byte and word sized fields, so truncation occurs for byte or word sized fields.

If the upper address of the range is not on the correct boundary for the size of the data to be verified, then data is verified to the last byte or word boundary. Data bytes or words outside of the specified range are not read unless they fall within the range specified by the command. The results displayed by the command show the extent of the verification.

DU

Dump S-

Enter ALT-F1 again to close the log file TES' "Effective address" and "CPU32Bug", but they commands, as it keys on the "S" character. The so desired.

DC

Data Co

3.8 DATA CONVERSION

DC <exp>I<addr>

Use the **DC** command to simplify an expression value is displayed in its hexadecimal and decimal representation. If the SIGNED option is interpreted as a signed negative number (i.e., if the sign bit of the most significant byte of the representation of the number is set) then both the decimal and the hex values are displayed.

Use **DC** to obtain the equivalent effective address.

EXAMPLES

```
CPU32Bug>DC 10<CR>
00000010 = $10 = &16
```

```
CPU32Bug>DC &10-&20<CR>
SIGNED : FFFFFFFF6 = -$A = -&10
UNSIGNED: FFFFFFFF6 = $FFFFFFF6 = &4294967294
```

```
CPU32Bug>DC 123+&345+@67+%1100001<CR>
00000314 = $314 = &788
```

```
CPU32Bug>DC (2*3*8)/4<CR>
0000000C = $C = &12
```

```
CPU32Bug>DC 55&F<CR>
00000005 = $5 = &5
```

```
CPU32Bug>DC 55>>1<CR>
0000002A = $2A = &42
```

The subsequent examples assume A0=00003000

```
00003000 11111111 22222222 333333
```

```
CPU32Bug>DC (A0)<CR>
00003000 = $3000 = &12288
```

```
CPU32Bug>DC ([A0])<CR>
11111111 = $11111111 = &28633111
```

```
CPU32Bug>DC (4,A0)<CR>
00003004 = $3004 = &12292
```

```
CPU32Bug>DC ([4,A0])<CR>
22222222 = $22222222 = &5726623
```

DU

Dump S-

3.9 DUMP S-RECORDS

DU [<port>]<range>[<text><

The **DU** command outputs data from memory specified by the user. If <port> is not specified then the command is sent to the default port. For S-record information see Appendix A.

The option field is only allowed when <range> is L or L defines the size of data to which the count is specified. The option of L would mean to move four longwords. The results if an option field is specified without a count are undefined.

Use the optional <text> field for incorporating records that is to be dumped.

To use the optional <addr> field, enter an entry address. This address is incorporated into the address field of the S-records. The entry address is entered then the address field begins at the beginning <range> address. The termination record ends at the entered address.

An optional offset may also be specified by the user. The offset is added to the addresses of the memory locations that are written to the address field of the S-records, creating memory at a different location than that from whence it came.

NO

If an offset is specified but no entry address is given, commas (indicating a missing field) are used to keep it from being interpreted as a command.

EXAMPLES

Dump memory from \$8000 to

```
CPU32Bug>DU 1 8000 802F<CR>
Effective address: 00008000
Effective address: 0000802F
CPU32Bug>
```

DU

Dump S-

Dump 10 bytes of memory beginning at \$3000 to

```
CPU32Bug>DU 3000:&10;B<CR>
Effective address: 00003000
Effective count : &10
S0003000FC
S10D3000000000040008000C00109A
S9030000FC
CPU32Bug>
```

Dump memory from \$4000 to \$402F to host (program header record and specify an entry point of \$4000).

```
CPU32Bug>DU 1 4000 402F 'TEST' 400A<CR>
Effective address: 00004000
Effective address: 0000402F
CPU32Bug>
```

The following example illustrates the procedure for dumping memory to a file. In this case an IBM-PC or compatible running Microsoft DOS is used. Assume memory from \$4000 to \$4007 is to be dumped.

```
CPU32Bug>MD 4000:4;DI<CR>
00004000 7001
00004002 D089
00004004 4A00
00004006 4E75
CPU32Bug>
```

 MOV
ADD
TST
RTS

Enter the following command to dump S-records starting at \$4000, a title of 'TEST.MX', and <CR> to send the **DU** command to CPU32Bug, and <CR> to open a log file. Enter the filename as TEST.MX to complete the **DU** command entry. The **DU** command copies it into the file TEST.MX.

```
CPU32Bug>DU 4000 4007 'TEST.MX' 4000 65
Effective address: 00004000
Effective address: 00004007
S00A0000544553542E4D58E2
S30D650040007001D089A004E7576
S7056500400055
CPU32Bug>
```

GN

Go To Next

GD

Go Direct (Ignore Breakpoint)

Use the **GN** command to trace through the subroutines.

```
CPU32Bug>GN<CR>
Effective address: 00006008
Effective address: 00006004
At Breakpoint
PC    =00006008      SR    =2700=TR:OFF_S_
SFC   =0=F0          DFC   =0=F0          US
D0    =00000004      D1    =00000001      D2
D4    =00000000      D5    =00000000      D6
A0    =00000000      A1    =00000000      A2
A4    =00000000      A5    =00000000      A6
00006008 2600           MOVE ..
CPU32Bug>
```

3.10 GO DIRECT (IGNORE BREAKPOINT)

GD [<addr>]Use the **GD** command to start target code execution at the specified target PC. Execution starts at the target PC address specified and continues until one of the following conditions is inserted.

Once execution of target code begins, control is returned to the host computer.

- Press the ABORT switch or RESET signal.
- Execute the .RETURN TRAP #15 function.
- Generation of an unexpected exception.

EXAMPLE

The following program resides in memory.

```
CPU32Bug>MD 4000;DI<CR>
00004000 2200      MOVE.L      D0,
00004002 4282      CLR.L       D2
00004004 D401      ADD.B       D1,
00004006 E289      LSR.L      #$10
00004008 66FA      BNE.B      $40
0000400A E20A      LSR.B      #$10
0000400C 55C2      SCS.B      D2
0000400E 60FE      BRA.B      $40
CPU32Bug>RM D0<CR>
```

Initialize D0 and start target program:

```
D0    =00000000 ? 52A9C.<CR>
CPU32Bug>GD 4000<CR>
Effective address: 00004000
```

GD

Go Direct (Igno

GN

Go To Next

To exit target code, press **ABORT** pushbutton.

```
Exception: Abort
PC =0000400E      SR =2711=TR:OFF_S_
SFC =0=F0          DFC =0=F0
D0  =00052A9C      D1  =00000000
D4  =00000000      D5  =00000000
A0  =00005000      A1  =00000000
A4  =00000000      A5  =00000400
0000400E   60FE          BRA .B
CPU32Bug>
```

Set PC to start of program and restart target code

```
CPU32Bug>RM PC<CR>
PC =0000400E ? 4000.<CR>
CPU32Bug>GD<CR>
Effective address: 00004000
```

3.11 GO TO NEXT INSTRUCTION

GN

Use the **GN** command to set a temporary breakpoint one following the current instruction. **GN** then sets a temporary breakpoint, the sequence of events is already a breakpoint at the temporary breakpoint than or equal to one or an error occurs.

GN is helpful when debugging modular code, subroutine call as if it were a single instruction.

EXAMPLE

The following section of code

```
CPU32Bug>MD 6000:4;DI<CR>
00006000 7003          MOV
00006002 7201          MOV
00006004 61000FFA      BSR
00006008 2600          MOV
CPU32Bug>
```

The following simple subroutine resides at address

```
CPU32Bug>MD 7000:2;DI<CR>
00007000 D081          ADD
00007002 4E75          RTS
CPU32Bug>
```

Execute up to the BSR instruction.

```
CPU32Bug>RM PC<CR>
PC =00003000 ? 6000.<CR>
CPU32Bug>GT 6004<CR>
Effective address: 00006004
Effective address: 00006000
At Breakpoint
PC =00006004      SR =2700=TR:OFF_S_
SFC =0=F0          DFC =0=F0      US
D0  =00000003      D1  =00000001      D2
D4  =00000000      D5  =00000000      D6
A0  =00000000      A1  =00000000      A2
A4  =00000000      A5  =00000000      A6
00006004 61000FFA          BSR.W
CPU32Bug>
```

3.13 GO TO TEMPORARY BREAK

GT <addr>[:<count>]

Use the **GT** command to set a temporary breakpoint. The address to be specified with the temporary breakpoint. Only breakpoints previously set breakpoints are enabled. The count of the breakpoint with 0 count is encountered.

After setting the temporary breakpoint, the second command. At this point control is returned to CPU.

- Executing the .RETURN SYSCALL
 - Press the ABORT switch or RESET s
 - Encountering a breakpoint with 0 cou
 - Generation of an unexpected exception

EXAMPLE

The following program reside

```
CPU32Bug>MD 4000;DI<CR>
00004000    2200
00004002    4282
00004004    D401
00004006    E289
00004008    66FA
0000400A    E20A
0000400C    55C2
0000400E    60FE
CPU32Bug>RM D0<CR>
```

Initialize D0 and set a breakpoint:

```
D0      =00000000 ? 52A9C.<CR>
CPU32Bug>BR 400E<CR>
BREAKPOINTS
0000400E
CPU32Bug>
```

Set PC to beginning of program, set temporary b

```
CPU32Bug>RM PC<CR>
PC      =0000400E ? 4000.<CR>
CPU32Bug>
```

GO

3.12 GO EXECUTE USER PROGRAM

GO [<addr>]

Use the **GO** command (alias **G**) to initiate target. If targets are enabled. If an address is specified, it is placed in the PC address.

The sequence of events is:

1. An address is specified and loaded into the target memory
 2. If a breakpoint is set at the target PC (executed in trace mode)
 3. All breakpoints are inserted in the target memory
 4. Target code execution resumes at the specified address

There are several methods for returning control to

- Execute the .RETURN TRAP #15 function
 - Press the ABORT switch or RESET signal
 - Encountering a breakpoint with 0 count
 - Generation of an unexpected exception

EXAMPLE

The following program reside

```
CPU32Bug>MD 4000;DI<CR>
00004000 2200
00004002 4282
00004004 D401
00004006 E289
00004008 66FA
0000400A E20A
0000400C 55C2
0000400E 60FE
```

GO

Go Execute L

GO

Go Execute U

Initialize D0, set breakpoints, and start target pro

```
D0    =00000000 ? 52A9C.<CR>
CPU32Bug>BR 4000,400E<CR>
BREAKPOINTS
00004000          0000400E
CPU32Bug>GO 4000<CR>
Effective address: 00004000
At Breakpoint
PC    =0000400E      SR    =2711=TR:OFF_S_
SFC   =5=SD           DFC   =5=SD      US
D0    =00052A9C       D1    =00000000     D2
D4    =00000000       D5    =00000000     D6
A0    =00000000       A1    =00000000     A2
A4    =00000000       A5    =00000000     A6
0000400E 60FE          BRA.B
```

Note that in this case breakpoints are inserted after the breakpoint is not taken.

Continue target program execution.

```
CPU32Bug>G<CR>
Effective address: 0000400E
At Breakpoint
PC    =0000400E      SR    =2711=TR:OFF_S_
SFC   =5=SD           DFC   =5=SD      US
D0    =00052A9C       D1    =00000000     D2
D4    =00000000       D5    =00000000     D6
A0    =00000000       A1    =00000000     A2
A4    =00000000       A5    =00000000     A6
0000400E 60FE          BRA.B
```

Remove breakpoints and restart target code.

```
CPU32Bug>NOBR<CR>
BREAKPOINTS
CPU32Bug>GO 4000<CR>
Effective address: 00004000
```

Press the **ABORT** pushbutton on the platform bo

Exception: ABORT			
PC	=0000400E	SR	=2711=TR:OFF_S_
SFC	=5=SD	DFC	=5=SD US
D0	=00052A9C	D1	=00000000 D2
D4	=00000000	D5	=00000000 D6
A0	=00000000	A1	=00000000 A2
A4	=00000000	A5	=00000000 A6
0000400E 60FE		BRA.B	

HE

He

GT

Go To Tempor

NOMAL	Disable Macro Expansion Lis
MD	Memory Display
MM	Memory Modify
M	"Alias" for previous command
MS	Memory Set
OF	Offset Registers
PA	Printer Attach
NOPA	Printer Detach
PF	Port Format
RD	Register Display
RESET	Warm/Cold Reset
RM	Register Modify
RS	Register Set
SD	Switch Directory
T	Trace Instruction
TC	Trace on Change of Flow
TM	Transparent Mode
TT	Trace to Temporary Breakpoint
VE	Verify S-Records
CPU32Bug>	

To display the command TC, enter:

```
CPU32Bug>HE TC<CR>
TC      Trace on Change of Flow
CPU32Bug>
```

```
CPU32Bug>GT 4006<CR>
Effective address: 00004006
Effective address: 00004000
At Breakpoint
PC    =00004006      SR    =2711=TR:OFF_S_
SFC   =0=F0          DFC   =0=F0          US
D0    =00052A9C      D1    =00000029      D2
D4    =00000000      D5    =00000000      D6
A0    =00000000      A1    =00000000      A2
A4    =00000000      A5    =00000000      A6
00004006  E289
CPU32Bug>
```

Set another temporary breakpoint at \$4002 and continue.

```
CPU32Bug>GT 4002<CR>
Effective address: 00004002
Effective address: 00004006
At Breakpoint
PC    =0000400E      SR    =2711=TR:OFF_S_
SFC   =0=F0          DFC   =0=F0          US
D0    =00052A9C      D1    =00000000      D2
D4    =00000000      D5    =00000000      D6
A0    =00000000      A1    =00000000      A2
A4    =00000000      A5    =00000000      A6
0000400E  60FE
BRA.B
```

Note that a breakpoint from the breakpoint continues to the breakpoint.

HE

He

HE**3.14 HELP**

HE [<command>]

HE is the CPU32Bug help facility. **HE <CR>** plus any macro commands that have been definir All CPU32Bug commands are in alphabetical or Macro commands are displayed first, in the inve HE command output fills the terminal screen, "RETURN" to continue. Entering **he <commal title.**

EXAMPLES

```
CPU32Bug>HE<CR>
BC      Block Compare
BF      Block Fill
BM      Block Move
BR      Breakpoint Insert
NOBR   Breakpoint Delete
BS      Block Search
BV      Block Verify
DC      Data Conversion and Expression
DU      Dump S-Records
GD      Go Direct (no breakpoints)
GN      Go and Stop after Next Instruc
GO      Go to Target Code
G       "Alias" for previous command
GT      Go and Insert Temporary Breakp
HE      Help Facility
LO      Load S-Records
MA      Macro Define/Display
NOMA   Macro Delete
MAE    Macro Edit
MAL    Enable Macro Expansion Listing
NOMAL  Disable Macro Expansion Listin
MD     Memory Display
MM     Memory Modify
M      "Alias" for previous command
MS     Memory Set
OF     Offset Registers
PA     Printer Attach
NOPA   Printer Detach
PF     Port Format
RD     Register Display
RESET  Warm/Cold Reset
RM     Register Modify
RS     Register Set
```

SD	Switch Directory
T	Trace Instruction
TC	Trace on Change of Flow
TM	Transparent Mode
TT	Trace to Temporary Breakpoint
VE	Verify S-Records
CPU32Bug>	

To display the available commands in the diag command and at the **CPU32Diag>** prompt enter

```
CPU32Bug>sd<CR>
CPU32Diag>he<CR>
DE      Display Errors
DP      Display Pass Count
LC      Loop-Continue Mode
LE      Loop-on-Error Mode
NV      NOn-Verbose Mode
MT      Memory Tests (Dir)
RL      Read Loop (Dir)
SE      Stop-on-Error Mode
SM      Modify Self-Test Mask
ST      Self Test Sequence
WL      Write Loop (Dir)
WR      Write/Read Loop (Dir)
ZE      Clear Error Counters
ZP      Zero Pass Count
BC      Block Compare
BF      Block Fill
BM      Block Move
BR      Breakpoint Insert
NOBR   Breakpoint Delete
BS      Block Search
BV      Block Verify
DC      Data Conversion and Express
DU      Dump S-Records
GD      Go Direct (no breakpoints)
GN      Go and Stop after Next Inst
GO      Go to Target Code
G       "Alias" for previous command
GT      Go and Insert Temporary Bre
HE      Help Facility
LO      Load S-Records
MA      Macro Define/Display
NOMA   Macro Delete
MAE    Macro Edit
MAL    Enable Macro Expansion List
```

**MA
NOMA**

Macro Defi
Macro

3.16 MACRO DEFINE/DISPLAY/DE

MA [<name>]
NOMA [<name>]

The <name> can be any combination of 1-8 alph

The **MA** command allows the user to define a new CPU32Bug primitive commands with optional new <name> plus any arguments on the command executed. This allows the user to design new **NOMA** command is used to delete either a singl

Entering **MA** without specifying a macro name macros and their definitions.

When **MA** is executed with the name of a cu displayed.

Line numbers are shown when displaying macro edit (**MAE**) command. If **MA** is executed with definition, then the CPU32Bug enters the macro definition prompt "M=", enter a CPU32Bug con are not checked for syntax until the macro is ex only a carriage return (null line) in response to either be deleted and redefined or it can be edite no primitive CPU32Bug commands (i.e., no defi

Macro definitions are stored in a string pool of fi the definition mode, the offending string is disc LINE DISCARDED is printed and the user is re also happens if the string entered would cause t capacity of 511 characters. The only way to add to either edit or delete macros.

CPU32Bug commands contained in macros m time. Arguments are denoted in macro definitio numeral. As many as ten arguments are permitted by a zero would cause the first argument to characters.

LO

Load S-Reco

3.15 LOAD S-RECORDS FROM HOS

LO [<port>][<addr>][;<X/-C/T>][=

Use the **LO** command to download a Motorola to the BCC. The **LO** command accepts serial memory.

The optional port number allows the user to spec the default is port 0.

The BCC default hardware configuration consists PFB. This limits the user to one host computer r records, the user must escape out of the terminal can not perform terminal emulation and send S-terminal emulation mode, all status messages from press <CR> twice after re-entering the terminal status messages can now be sent.

The optional <addr> field allows the user to ento to the address contained in the address field of e in memory at a different location. The contents the S-record addresses (see **OF** command). If the number is omitted, enter a comma before the ad absolute addresses (i.e., "1000") should be unpredictable results. An address is allowed he support for function codes (see paragraph 2.5).

The optional text field, entered after the equal begins looking for S-records at the host port. Th to the host device. This text should NOT be de immediately following the equal sign and term operating full duplex, the string is echoed back user's terminal screen.

In order to accommodate host systems that echo a string is transmitted to and received from the command is sent to the host, **LO** looks for a line end of the echoed command. No data records ar system does not echo characters, **LO** continues are processed. In situations where the host system first record transferred by the host system be a h the **LF** after the header record serves to break **LO**

LO

Load S-Recor

Other options:

- C Ignore checksum. A checksum calculated as the S-record is read. If the checksum is compared to the checksum stored in the record, and the compare fails, an error message is output. This option is selected by default during download. If this option is selected, the user must manually enter the checksum.
- X Echo. As the S-records are read, they are displayed on the terminal. Do not use this option when using a host computer.
- T TRAP #15 code. This option causes the CPU32Bug to set the address register (AR) to \$0C (\$4C4F200C). The AR is used as the target address for the next command; the code \$0C indicates that the next command is a memory passing command. The code \$0C indicates that the next command is a memory passing and TRAP #15 disk swap command. The user must enter the appropriate command to select the appropriate function. Since some Motorola 68000-based systems do not support the TRAP #15 code, they set a different code.

The S-record format (refer to Appendix A) allows for the inclusion of a block termination record. The contents of the record (any offset address) is put into the target PC. Thus, use **G <addr>** instead of **G <addr>** or **GO <addr>** to execute the record.

If a non-hex character is encountered within the record, preceding the non-hex character, is displayed to point at the faulty character.

An error condition exists if the embedded-record checksum does not match the checksum calculated by CPU32Bug. An output message is displayed. If the address field of the record (from the address field of the record), the calculated checksum does not match the checksum of the record. A copy of the record is also output. A **Q** command to abort.

When a load is in progress, each data byte is verified. If the data bytes in memory location are compared to the data to determine if the data has been modified. If the reason the compare fails, then an output message is displayed. The data stored, the data written, and the data read back can be displayed. This causes the command to abort.

S-records are processed character-by-character. S-records are processed character-by-character. The data stored previous to the error is still in memory.

LO

Load S-Recor

EXAMPLES

Suppose a host computer was

```

1 * Test Program
2 *
3 65004000 ORG
4
5 65004000 7001 MOVEQ.L
6 65004002 D088 ADD.L
7 65004004 4A00 TST.B
8 65004006 4E75 RTS
9 END
***** TOTAL ERRORS 0--
***** TOTAL WARNINGS 0--

```

Then this program was converted into an S-record:

```

S00F00005445535453335337202001015E
S30D650040007001D0884A004E7577
S7056500400055

```

Load this file into BCC memory for execution at port 1.

CPU32Bug>**LO -65000000<CR>**

Enter the terminal emulator's escape key to return to the host computer (for ProComm, press F4 for ProComm). A host command is then entered. If the host command is entered before the BCC is connected (for MS-DOS based host computers, enter **CONNECT** at the prompt) or after the BCC was connected to the com1 port).

After the file has been sent, the user then restarts the host computer. For MS-DOS based host computers, enter **EXIT** at the prompt.

Since the port number equals the current terminal number, the host computer displays a message that the download is complete and the terminal is ready for further messages.

```
<CR><CR>
CPU32Bug>
```

MAE

Macro Defn

EXAMPLES

```
CPU32Bug>MAE ABC<CR>
MACRO ABC
010 MD 3000
020 GO \0
CPU32Bug>
```

```
CPU32Bug>MAE ABC 15 RD<CR>
MACRO ABC
010 MD 3000
020 RD
030 GO \0
CPU32Bug>
```

```
CPU32Bug>MAE ABC 10 MD 10+R0<CR>
MACRO ABC
010 MD 10+R0
020 RD
030 GO \0
CPU32Bug>
```

```
CPU32Bug>MAE ABC 30<CR>
MACRO ABC
010 MD 10+R0
020 RD
CPU32Bug>
```

Macro Defn

**MA
NOMA**Macro Defn
Macro Defn

The second argument is used whenever the sequence is a macro definition. In this case, the debugger command line would execute the macro definition for the three values 0, 1, and ;B replacing "\0", "\1", and "\2", respectively.

To delete a macro, execute **NOMA** followed by the macro name. Executing **NOMA** without specifying a macro name deletes all macro definitions. If a macro name that does not have a definition, an error message is displayed.

EXAMPLES

```
CPU32Bug>MA ABC<CR>
M=MD 3000
M=GO \0
M=<CR>
CPU32Bug>
```

```
CPU32Bug>MA DASM<CR>
M=MD \0:5;DI
M=<CR>
CPU32Bug>
```

```
CPU32Bug>MA<CR>
MACRO ABC
010 MD 3000
020 GO \0
MACRO DIS
010 MD \0:5;DI
CPU32Bug>
```

```
CPU32Bug>DASM 427C<CR>
0000427C 48E78080
00004280 4280
00004282 1018
00004284 5340
00004286 12D8
CPU32Bug>
```

```
CPU32Bug>MA ABC<CR>
MACRO ABC
010 MD 3000
020 GO \0
CPU32Bug>
```

```
CPU32Bug>NOMA DASM<CR>
CPU32Bug>
```

**MA
NOMA**

```
CPU32Bug>MA ASM<CR>
M=MM \0;DI
M=<CR>
CPU32Bug>
```

```
CPU32Bug>MA<CR>
MACRO ABC
010 MD 3000
020 GO \0
MACRO ASM
010 MD \0;DI
CPU32Bug>
```

```
CPU32Bug>NOMA<CR>
CPU32Bug>
```

```
CPU32Bug>MA<CR>
NO MACROS DEFINED
CPU32Bug>
```

Macro Defi
Macro

Def

List

Del

List

MAE

Macro

3.17 MACRO EDIT

MAE <name><line#>[<string>]

Where:

<name>	any combination of 1-8 alpha-numeric characters
<line#>	line number in range 1-999
<string>	replacement line to be inserted

The **MAE** command permits modification of the current file. It is line oriented and supports the following actions:

To insert a line, specify a line number between the and characters. The text of the new line to be inserted is specified after the command line.

To replace a line, specify its line number and end it with a character. The text of the new line to be inserted is specified after the command line.

A line is deleted if its line number is specified and followed by a character.

Attempting to delete a nonexistent line results in an error message. To permit deletion of a line if the macro consists of one line, use the character. To define new macros, use **MA**; the **MAE** command does not support defining new macros.

Line numbers serve one purpose: specifying the location of the line to be modified during the editing function. After the editing is complete, the line numbers are removed.

MM

Memory

3.20 MEMORY MODIFY

MM <addr>[;[[B|W|L][A][N]][[DI]]]

Use the **MM** command (alias **M**) to examine and modify memory at the specified address. The following data types are supported:

Integer Data Type

B – Byte

W – Word

L – Longword

The default data type is word. The **MM** command reads memory at the specified address and prompts the user to enter new data for the memory location, followed by carriage return. The memory location is not altered. That memory location remains open until the next memory location is opened.

The user may also enter one of several step commands for writing new data. Enter one of the following symbols at the end of the command for execution:

- V or v The next successive memory locations are initialized whenever **MM** is used. This is done by entering one of the other symbols.
- ^ **MM** backs up and opens the previous memory location.
- = **MM** re-opens the same memory location. This is useful for registers or memory locations that have been closed.
- . Terminates **MM** command.

The N option of the **MM** command disables the alternate location access feature. It forces alternate location accesses only, i.e. skip a location if it is not in use.

NO

If the address location requested has an offset register is non-zero and has the offset (**OF**) command.

**MAL
NOMAL**

Macro Expansion
Macro Expansion

3.18 MACRO EXPANSION LISTING

MAL
NOMAL

The **MAL** command allows the user to view expanded macro definitions. This is especially useful when errors result, as the line where the error occurred is displayed.

The **NOMAL** command is used to suppress the listing of macro expansions.

The use of **MAL** and **NOMAL** is a convenience function of the macros.

MD

Memory

MD

Memory

3.19 MEMORY DISPLAY

MD[S] <addr>[:<count>|<addr>][; [B|W]

Use the **MD** command to display the contents following data types:

Integer Data Type

B – Byte

W – Word

L – Longword

The default data type is word (W). Integer da ASCII. The DI option enables the resident MCU selected.

The optional count argument in the **MD** comr displayed, or the number of disassembled insti selected. The default is 8 if no value for <count> if the S (sector) modifier is used. After the com to re-execute the command and display the sam address.

EXAMPLES

```
CPU32Bug>md c000<CR>
0000C000 2800 1942 2900 1942 2800 1842
```

```
CPU32Bug><CR>
0000C010 FC20 0050 ED07 9F61 FF00 000A
```

Assume the following processor state: A2=0000

```
CPU32Bug>md (a2,d5):&19;b<CR>
00003627 4F82 00C5 9B10 337A DF01 6C3D
00003637 31AB 80
CPU32Bug>
```

```
CPU32Bug>md 5008;di<CR>
00005008 46FC2700
0000500C 61FF0000023E
00005012 4E7AD801
00005016 41ED7FFC
0000501A 5888
0000501C 2E48
0000501E 2C48
00005020 13C7FFF8003A
CPU32Bug>
```

MOV
BSR
MOV
LEA
ADD
MOV
MOV
MOV

NO

If the address location requested offset register is non-zero and ha the offset (OF) command.

OF

Offset Registers

Offset register rules:

- At power-up and cold-start reset, R7 have both base and top addresses present.
- R7 always has both base and top address.
- Any offset register can be set as the automatic register.
- The automatic register is always added to the CPU32Bug command where an offset is specified (not the **OF** command itself). To enter an offset, i.e. +R7.
- The register commands (**RD**, **RM**) do not use the automatic register. The counter is always displayed/entered. The **RD** command does use the automatic register.
- There is always an automatic register set R7 as the automatic register. This

EXAMPLES

Display offset registers. Show

```
CPU32Bug>OF<CR>
R0 = 00000000 00000000 R1 = 00000000 00
R2 = 00000000 00000000 R3 = 00000000 00
R4 = 00000000 00000000 R5 = 00000000 00
R6 = 00000000 00000000 R7*= 00000000 00
```

Modify offset registers.

```
CPU32Bug>OF R0<CR>
R0 = 00000000 00000000? 5000 50FF<CR>
R1 = 00000000 00000000? 5100:200^<CR>
R0 = 00020000 000200FF? <CR>
R6 = 00000000 00000000? .<CR>
```

Display location \$5000. Shows base and top values.

```
CPU32Bug>M 5000;DI<CR>
0000+R0 41F95445 5354 LEA.L ($
CPU32Bug>M R0;DI <CR>
0000+R0 41F95445 5354 LEA.L ($
CPU32Bug>
```

MM

Memory

EXAMPLES

```
CPU32Bug>MM 3100<CR>
00003100 1234?<CR>
00003102 5678? 4321<CR>
00003104 9ABC? 8765^<CR>
00003102 4321?<CR>
00003100 1234? abcd.<CR>
```

```
CPU32Bug>MM 3001;LA<CR>
00003001 CD432187?<CR>
00003009 00068010? 68010+10=<CR>
00003009 00068020?<CR>
00003009 00068020? .<CR>
```

```
CPU32Bug>MM 4000<CR>
00004000 0000? 'A'<CR>
00004002 0000? 'B'<CR>
00004004 0000? 'CD'<CR>
00004006 0000? 'EFG'<CR>
```

```
00004008 0000? .<CR>
CPU32Bug>MD 4000<CR>
00004008 0041 0042 4344 4647 0000 0000
CPU32Bug>
```

The DI option activates the one-line assembler/dumper. The contents of the specified memory location are displayed. The user is prompted for an input with a question mark.

- Enter <CR> – This closes the present instruction. The instruction is unchanged.
- Enter a new source instruction followed by <CR> – The CPU32Bug will assemble the new instruction and generate a new memory dump.
- Enter <CR> – This closes the present instruction.

If a new source line is entered (second option above), the CPU32Bug will assemble the new source line.

If an error is found during assembly, the carets (^) are placed at the error location, followed by an error message. The accessed location is also highlighted.

Refer to Chapter 4 for additional information about the MD command.

MS

Memo

OF

Offset Registers

3.21 MEMORY SET

MS <addr>{hexadecimal number}/{'stri

Use the **MS** command to write data to memory not size specific, so they can contain any number of digits. If an odd number of digits is entered, the last digit is unchanged.

ASCII strings are entered by enclosing them in single quotes. To enter a string containing a quote, enter two consecutive quotes.

EXAMPLE Memory is initially cleared:

```
CPU32Bug>ms 25000 0123456789abcDEF 'This is a test'
CPU32Bug>md 25000:10;w<CR>
00025000 0123 4567 89AB CDEF 5468 6973
00025010 2733 3332 4275 6727 2345 6000
CPU32Bug>
```

NO

If the address location requested is outside the range of the offset register is non-zero and has a value of zero, then the offset (**OF**) command.

The **MS** command stores all data in memory. If the data is not located at the specified address, it should not be used on any location. For example, if the data is located at the MC68332 TP address, then the word accessing, use the ;W or ;L option.

3.22 OFFSET REGISTERS DISPLAY

OF [Rn[;A]]

The **OF** command allows the user to access and modify offset registers. These registers are used to simplify the debugging of memory modules (refer to offset registers in paragraph 2.1).

There are 8 offset registers (R0 through R7), but the base and top addresses of R7 is always set to 0. When selecting R7 as the automatic register, selecting R7 as the automatic register.

Each offset register has two values: base and top. The base is the start of the range declared by the offset register. The top is the end of the range. When entering the base and top, the user may use the \$ and & address/count format. When specifying a count the top address must be omitted from the range, then a top address of \$0000 is assumed. The base address must be equal or exceed the base address. Wrap-around is supported.

Command usage:

OF Display all offset registers
Automatic register.

OF Rn Display/modify Rn. Scroll through the MM command.

OF Rn;A Display/modify Rn and A. The Rn register is added to the A register except if an offset register is specified. The A register indicates which register is modified.

Range entry:

Ranges are entered in three formats; base and top addresses, and base address followed by a count. The ranges are described in the **MM** (memory modify) command.

Range syntax:

[<base address> [<top address>]

or

[<base address> [: <byte count>]

PF

Port F

OF

Offset Registers

(the next response demonstrates reversing the pr

XON/XOFF protocol [Y,N] = Y? ^ <CR>
Stop Bits [1,2] = 2? .<CR>

OK to proceed (y/n)? Y

CPU32Bug>

3.24.3 Port Format Parameters

The port format parameters are:

- Port base address – When assigning allows the user to adjust the base. Entering no value selects the default address.
 - Baud rate – Select the baud rate: 110, 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, or 230400 bps.
 - Parity type – Set parity: even (E), odd (O), or none (N).
 - Character width – Select 5-, 6-, 7-, or 8-bit characters.
 - Number of stop bits – Only 1 and 2 stop bits are supported.
 - Automatic software handshake – Current XON/XOFF characters sent to the device to cease transmission until a XON character is received. The driver will utilize FIFO buffering, therefore, non-blocking I/O is supported.
 - Software handshake character values may be defined as any 8-bit value. ASCII accepted.

NO

Not all combinations of parity type are supported for the BCC "SCI" details.

Set R0 as the automatic register.

CPU32Bug>OF R0;A<CR>
R0*=00005000 000050FF? .<CR>

Display location 0 relative to the default offset register

```
CPU32Bug>M 0;DI<CR>
00000+R0 41F95445 5354
CPU32Bug>
```

Display absolute location 0, override the automata

```
CPU32Bug>M 0+R7;DI <CR>
00000000 FFF8
CPU32Bug>
```

**PA
NOPA**Printer A
Printer D**3.23 PRINTER ATTACH/DETACH**PA [<port>]
NOPA [<port>]

PA attach a printer to a specified port. **NOPA** detach a printer from a specified port. If no port is specified, the printer is attached, everything appearing on the printer. If no port is specified when executing **PA**, all attached printers. The port number must be in the range 00 to 1F.

If the port number specified is not currently assigned, attempting to attach a printer to it will fail. Attempting to detach a printer that is not currently attached will fail. Use the **PF** (port format) command to configure the port before attempting to attach or detach a printer.

RECOVERING FROM A "HUNG"PRINTER: If a printer hangs (bus errors, abort, etc). If **PA** is executed using the printer number, a bus error jam occurs, press the RESET switch on the M68CPU32Bug board. Then press the **RESET** switch on the M68CPU32Bug board again.

EXAMPLES**CONSOLE DISPLAY:**

```
CPU32Bug>PA <CR>
(attaching port 1 by default)
```

```
CPU32Bug>HE NOPA <CR>
NOPA      Printer detach
```

```
CPU32Bug>NOPA <CR>
(detach all attached printers)
CPU32Bug>
```

PF

Port F

3.24 PORT FORMAT**PF** [<port>]

Use the **PF** command to display and change the port assignments. It can be used to display a list of the current port assignments, configuration, and configuration of a new port. The configuration procedure is similar to the **RM** (register memory) and **MM** (memory modify) commands. An interactive mode is available. In hardware, the user must explicitly direct **PF** to print the current port assignments.

Only eight ports are assigned at any given time. The port numbers are 00 to 1F.

3.24.1 List Current Port Assignments

Executing **PF** without specifying a port number lists the current port assignments.

EXAMPLE

```
CPU32Bug>PF <CR>
Current port assignments: (Port #: Board Name)
00: BCC, "SCI"
CPU32Bug>
```

3.24.2 Port Configuration

Use **PF** to primarily change baud rates, stop bits, parity, and other port parameters. It can also be used to assign and configure port parameters.

When **PF** is executed with the number of a port specified, the port number is entered immediately. To exit from the interactive mode, type a question mark. New value/setting. While in the interactive mode, the **MM** (memory modify) command are supported.

EXAMPLE

Change number of stop bits on port 0.

```
CPU32Bug>PF 0 <CR>
Baud rate [110,300,600,1200,2400,4800,9600] = 9600? <CR>
Even, Odd, or No Parity [E,O,N] = N? <CR>
Char Width [5,6,7,8] = 8? <CR>
Stop bits [1,2] = 1? 2<CR>
```

RD

Register

PF

Port F

EXAMPLES

```
CPU32Bug>rd<CR>
PC    =00003000      SR    =2700=TR:OFF_S_
SFC   =0=F0          DFC   =0=F0          US
D0    =00000000      D1    =00000000      D2
D4    =00000000      D5    =00000000      D6
A0    =00000000      A1    =00000000      A2
A4    =00000000      A5    =00000000      A6
00003000  424F           DC.W
CPU32Bug>
```

NO'

An asterisk following a stack pointer indicates the stack pointer. To facilitate reading the mnemonic portion. These mnemonics are:

Trace Bits The trace bits (T0, T1) are displayed by the mnemonic. The user should not modify these bits.

T1	T0	Mnemonic
0	0	TR:OFF
0	1	TR:CHG
1	0	TR:ALL
1	1	TR:INV

S Bits The bit name (S) appears after a period (.). This indicates it is cleared.

Interrupt Mask A number from 0 to 7 indicating the interrupt mask.

Condition Codes The bit name (X, N, Z, V, etc.) appears after a period (.). This indicates it is cleared.

3.24.4 New Port Assignment

PF supports a set of drivers for a number of different boards. If the user specifies a previously unassigned port number, execute the command and then print to indicate that the port is unassigned. If the user specifies a serial communication device. Pressing RETURN will assign the port to the board and ports. Once the name of the board is entered, **PF** prompts the user through the port name is entered, **PF** prompts the user through the port base address.

Once a valid port is specified, default parameters are assigned. The user can change one or more of these default parameters. Before entering the port base address, the user is allowed to change the port base address. Press RETURN to accept the current value.

If the configuration of the new port is not required, the user can exit configuration mode. Refer to paragraph 3.20.2 for more information. If the user specifies a port that has a fixed configuration, then **PF** issues the following message:

The user must enter the letter "Y" at the "OK to proceed?" prompt to proceed with the configuration of the hardware. Pressing **BREAK** any time prior to the "OK to proceed?" prompt leaves the port unassigned. This is only true if the port has a fixed configuration.

EXAMPLE Assigning port 1.

```
CPU32Bug>PF 1<CR>
Logical unit $01 unassigned
Name of board?<CR>
Boards and ports supported:
BCC: SCI
MC68681: A, B
Name of board? mc68681<CR>
Name of port? a<CR>
Port base address = $FFFFE000?<CR>
Baud rate [110, 300, 600, 1200, 2400, 4800]?
OK to proceed (Y/N)? n
CPU32Bug>
```

RD

Register

RD

Register

3.25 REGISTER DISPLAY

RD {[+|-|=][<dname>][/] {[+|-|=][<reg1>

Use the **RD** command to display the target state of the target program (refer to the **GO** command). The target program is disassembled and displayed. Internally, a register mask is created when **RD <CR>** is executed. At reset time, this register mask is used to change the register display. Change this register mask with the **RD** command to enable or disable the display of any register. This command has the capability to enable or disable the display of any register. It can also be used to show only the registers of interest, minimizing the amount of information displayed.

The arguments are:

- + Add a device or register range
- Remove a device or register range. In which case it includes all device names. In which case it includes all device names.
- = Set a device or register range
- / Use this delimiter between

<reg1> Indicates the first register in the range.

<reg2> Indicates the last register in the range.

<dname> Indicates a device name. This applies to registers for:

MPU Microprocessor

Observe the following when specifying any arguments:

- The qualifier is applied to the next register in the range.
- If no qualifier is specified, a + qualifier is applied to the first register in the range.
- All device names should precede register ranges.
- The command line arguments are processed after parsing, thus, the sequence in which they are organized has an impact on the results.
- When specifying a register range, <reg1> and <reg2> must be in the same class, i.e. D0 - A7.
- The register mask used by **RD** is applied to the entire range, including the trace and breakpoint execution.

The MPU registers in ordering sequence are:

Number of registers	
10	System Registers
8	Data Registers
8	Address Registers

RS

Regist

RD

Register

3.28 REGISTER SET

RS <reg>[<exp>][;A]

Use the **RS** command to display or change a s value is always added to <exp> unless overridde the **OF** (offset register) command.

The ;A option is only valid when <reg> is an off <reg> as the automatic register. If R7 is specific See the **OF** (offset register) command.

EXAMPLES

```
CPU32Bug>RS PC 40*1000+4<CR>
PC =00040004
CPU32Bug>
```

```
CPU32Bug>OF R4;A<CR>
R4*00000000 00000000? 4000 4FFF<CR>
CPU32Bug>RS PC 124<CR>
PC =00004124
CPU32Bug>RS A4 32A<CR>
A4 =0000432A
CPU32Bug>RS A5 400+R7<CR>
A5 =00000400
CPU32Bug>
```

The source and destination function code re mnemonic:

<u>Function Code</u>	M
0	
1	
2	
3	
4	
5	
6	
7	

To set the display to D6 and A3 only.

```
CPU32Bug>RD =D6/A3<CR>
D6 =00000000 A3 =00000000
00003000 4AFC           ILLEGAL
CPU32Bug>
```

Note that the above sequence sets the display to D6 and A3 only.

To restore all the MPU registers.

```
CPU32Bug>rd +mpu<CR>
PC =00003000      SR =2700=TR:OFF_S_
SFC =0=F0          DFC =0=F0
D0  =00000000      D1  =00000000
D4  =00000000      D5  =00000000
A0  =00000000      A1  =00000000
A4  =00000000      A5  =00000000
00003000 4AFC           ILLEGAL
CPU32Bug>
```

Note that an equivalent command is "RD +PC-A".

RESET

Cold/Wa

RM

Registe

3.26 COLD/WARM RESET**RESET**

Use the **RESET** command to specify the reset detected by the processor. Press the RESET generate a reset exception.

Two **RESET** levels are available:

COLD This is the standard mode this mode all the static executed.

WARM In this mode all the static occurs. This is convenient the target register state, an

EXAMPLE

```
CPU32Bug>RESET<CR>
Cold/Warm Start = C (C/W)? W<CR>
CPU32Bug>
```

```
CPU32Bug Debugger/Diagnostics - Version
(C) Copyright 1991 by Motorola Inc.
Warm Start
```

```
CPU32Bug>
```

3.27 REGISTER MODIFY**RM <reg>**

Use the **RM** command to display and change the essentially the same way as the **MM** command, control the display/change session. Refer to the M

EXAMPLES

```
CPU32Bug>RM D4<CR>
D5 =12345678? ABCDEF^<CR>
D4 =00000000? 3000.<CR>
CPU32Bug>
```

```
CPU32Bug>rm sfc<CR>
SFC =7=CS ? 1=<CR>
SFC =1=UD ? .<CR>
CPU32Bug>
```

T

Trac

SD

Switch D

Trace the next two instructions:

```
CPU32Bug>T 2<CR>
PC  =00007006      SR   =2700=TR:OFF_S_
SFC =0=F0          DFC  =0=F0
D0  =0008F41C      D1    =0008F41C
D4  =00000000      D5    =00000000
A0  =00000000      A1    =00000000
A4  =00000000      A5    =00000000
00007006 E289      LSR.L #\$1
PC  =00007008      SR   =2700=TR:OFF_S_
SFC =0=F0          DFC  =0=F0
D0  =0008F41C      D1    =00047A0E
D4  =00000000      D5    =00000000
A0  =00000000      A1    =00000000
A4  =00000000      A5    =00000000
00007008 66FA      BNE.B \$70
CPU32Bug>
```

3.29 SWITCH DIRECTORIES

SDUse the **SD** command to toggle between the debuUse the **HE** (Help) command to list the current dDirectory structure allows access to the debu
diagnostic commands are only available from the

EXAMPLES

```
CPU32Bug>SD<CR>
CPU32Diag>
```

```
CPU32Diag>SD<CR>
CPU32Bug>
```

T

Tr

T

Tr

3.30 TRACE

T [<count>]

Use the **T** command to execute one instruction or a number of instructions to be traced before returning. The default is 1. As each instruction is traced, a register dump is displayed.

During tracing, breakpoints in ROM or write protection are disabled for all trace commands which allow the use of trace mode. Control is returned to CPU32Bug if a breakpoint occurs.

Trace functions are implemented with the trace bits (T0, T1) while using the hardware trace bits (T0, T1). In trace mode, breakpoints are monitored and the instruction with breakpoint is traced. This allows trace mode.

EXAMPLE

The following program resides in memory:

CPU32Bug>**MD 7000;DI<CR>**

```
00007000 2200      MOVE.L
00007002 4282      CLR.L
00007004 D401      ADD.B
00007006 E289      LSR.L
00007008 66FA      BNE.B
0000700A E20A      LSR.B
0000700C 55C2      SCS.B
0000700E 60FE      BRA.B
CPU32Bug>
```

Initialize PC and D0:

CPU32Bug>**RM PC<CR>**
PC =00008000 ? 7000.<CR>

CPU32Bug>**RM D0 <CR>**
D0 =00000000 ? 8F41C.<CR>

Display target registers and trace one instruction:

CPU32Bug>**RD<CR>**

PC	=00007000	SR	=2700=TR:OFF_S...
SFC	=0=F0	DFC	=0=F0
D0	=0008F41C	D1	=00000000
D4	=00000000	D5	=00000000
A0	=00000000	A1	=00000000
A4	=00000000	A5	=00000000
00007000 2200		MOVE.L D0 ,	

CPU32Bug>**T<CR>**

PC	=00007002	SR	=2700=TR:OFF_S...
SFC	=0=F0	DFC	=0=F0
D0	=0008F41C	D1	=0008F41C
D4	=00000000	D5	=00000000
A0	=00000000	A1	=00000000
A4	=00000000	A5	=00000000
00007002 4282		CLR.L D2	

CPU32Bug>

Trace next instruction:

CPU32Bug><CR>

PC	=00007004	SR	=2704=TR:OFF_S...
SFC	=0=F0	DFC	=0=F0
D0	=0008F41C	D1	=0008F41C
D4	=00000000	D5	=00000000
A0	=00000000	A1	=00000000
A4	=00000000	A5	=00000000
00007004 D401		ADD.B D1 ,	

CPU32Bug>

TT

Trace To Tempor

3.33 TRACE TO TEMPORARY BRE

TT <addr>

Use the **TT** command to set a temporary breakpoint at the address specified by <addr>. Execution continues until the CPU encounters a 0 count breakpoint. The temporary breakpoint is removed when the CPU reaches the address. As each instruction is traced, a register dump is displayed.

During tracing, breakpoints in ROM or write protection are ignored for all trace commands which allow the use of bit 0. A breakpoint with 0 count is encountered. See the table below.

The trace functions are implemented with the trace bits (T0, T1) in the trace register. Do not modify trace bits (T0, T1) while using the trace functions. The trace functions are implemented using the hardware trace bits in the trace mode. Breakpoints are monitored and their corresponding instruction with breakpoint is traced. This allows tracing of the instruction with breakpoint in trace mode.

EXAMPLE

The following program resides in memory:

```
CPU32Bug>MD 7000;DI<CR>
00007000 2200      MOVE.L
00007002 4282      CLR.L
00007004 D401      ADD.B
00007006 E289      LSR.L
00007008 66FA      BNE.B
0000700A E20A      LSR.B
0000700C 55C2      SCS.B
0000700E 60FE      BRA.B
CPU32Bug>
```

Initialize PC and D0:

```
CPU32Bug>RM PC<CR>
PC      =00008000 ? 7000.<CR>
```

```
CPU32Bug>RM D0<CR>
D0      =00000000 ? 8F41C.<CR>
```

TC

Trace On Change

3.31 TRACE ON CHANGE OF CONTROL

TC [<count>]

Use the **TC** command to start execution at the address specified by <addr>. Execution continues until a change of control occurs. The optional count field specifies the number of changes of control to CPU32Bug. The optional count field can be omitted when a change of control flow occurs.

During tracing, breakpoints in ROM or write protection are ignored for all trace commands which allow the use of bit 0. A breakpoint with 0 count is encountered. See the table below.

The trace functions are implemented with the trace bits (T0, T1) in the trace register. Do not modify the trace bits (T0, T1) while using the trace functions. The trace functions are implemented using the hardware trace bits in the trace mode. During trace mode, breakpoints are monitored and their corresponding instruction with breakpoint is traced, but only in the trace mode.

EXAMPLE

The following program resides in memory:

```
CPU32Bug>MD 7000;DI<CR>
00007000 2200      MOVE.L
00007002 4282      CLR.L
00007004 D401      ADD.B
00007006 E289      LSR.L
00007008 66FA      BNE.B
0000700A E20A      LSR.B
0000700C 55C2      SCS.B
0000700E 60FE      BRA.B
CPU32Bug>
```

Initialize PC and D0:

```
CPU32Bug>RM PC <CR>
PC      =00008000 ? 7000.<CR>
```

```
CPU32Bug>RM D0 <CR>
D0      =00000000 ? 8F41C.<CR>
```

TC

Trace On Change

Trace on change of flow:

```
CPU32Bug>TC<CR>
00007008 66FA          BNE .B    $70
PC    =00007004      SR   =2700=TR:OFF_S_
SFC   =0=F0          DFC  =0=F0
D0    =0008F41C      D1   =00047A0E
D4    =00000000      D5   =00000000
A0    =00000000      A1   =00000000
A4    =00000000      A5   =00000000
00007004 D401          ADD.B    D1,:.
CPU32Bug>
```

Note that the above display also shows the chan-

TM

Transparent

3.32 TRANSPARENT MODE**TM** [<port>][<escape>]

The **TM** command connects the console serial port to communicate with a host computer. A message character, i.e., the character used to exit the transparent mode until the escape character is received by the console to the host and at power up or reset is initialized to the host and at power up or reset is initialized

The optional port number allows the user to specify a port number. If the port number is omitted the default is port 1. The port

Ports do not have to have the same baud rate, but the baud rate should be equal to or greater than the host and target baud rates.

The optional escape argument allows the user to specify escape formats:

ascii code	:	\$03	Set escape code
ascii character	:	'c	Set escape character
control character	:	^C	Set escape control character

If the port number is omitted and the escape argument is omitted, add the escape argument with a comma to distinguish it from the port number.

EXAMPLES

```
CPU32Bug>TM<CR>
Escape character: $01=^ A
<^A>
```

```
CPU32Bug>TM ^g<CR>
Escape character: $07=^ G
<^G>
CPU32Bug>
```

VE

Verify S-Records

TT

Trace To Tempor

Then converted into an S-Record file named TES

```
S00A0000544553542E4D58E2
S30D650040007001D0884A004E7577
S7056500400055
```

This file was downloaded into memory using "]
may be examined in memory using the **MD** (mer

```
CPU32Bug>MD 4000:4;DI<CR>
00004000 7001      MOVEQ.L    #$1
00004002 D088      ADD.L      A0,
00004004 4A00      TST.B      D0
00004006 4E75      RTS
CPU32Bug>
```

To ensure the program has not been destroyed
verification.

```
CPU32Bug>VE -65000000<CR>
```

Enter the terminal emulator's escape key to return
F4 for ProComm). A host command is then entered.
BCC is connected (for MS-DOS based host computers,
the BCC was connected to the com1 port).

After the file has been sent, the user then restarts
based host computers, enter **EXIT** at the prompt.

Since the port number equals the current terminal
that verification is complete and the terminal displays
the message.

```
<CR><CR>
Verify passes.
CPU32Bug>
```

The verification passes. The program stored in the
S-record file.

Trace to temporary breakpoint:

```
CPU32Bug>TT 7006<CR>
PC  =00007002      SR  =2700=TR:OFF_S_
SFC =0=F0          DFC =0=F0
D0   =0008F41C      D1   =0008F41C
D4   =00000000      D5   =00000000
A0   =00000000      A1   =00000000
A4   =00000000      A5   =00000000
00007002 4282      CLR.L      D2
PC  =00007004      SR  =2704=TR:OFF_S_
SFC =0=F0          DFC =0=F0
D0   =0008F41C      D1   =0008F41C
D4   =00000000      D5   =00000000
A0   =00000000      A1   =00000000
A4   =00000000      A5   =00000000
00007004 D401      ADD.B      D1,
At Breakpoint
PC  =00007006      SR  =2700=TR:OFF_S_
SFC =0=F0          DFC =0=F0
D0   =0008F41C      D1   =0008F41C
D4   =00000000      D5   =00000000
A0   =00000000      A1   =00000000
A4   =00000000      A5   =00000000
00007006 E289      LSR.L      #$1
CPU32Bug>
```

3.34 VERIFY S-RECORDS AGAINST

VE [<port>][<addr>][:<X/-C>][=<text>]

VE is identical to the **LO** command with the exception that it merely compares the contents of memory.

The **VE** command accepts serial data from a host and compares it to data already in memory. If there is a mismatch, via information sent to the terminal screen.

The optional port number allows the user to specify a port number. If the port number is omitted the default is port 0. The port

The BCC default hardware configuration consists of PFB. This limits the user to one host computer running records, the user must escape out of the terminal and can not perform terminal emulation and send S-1. In terminal emulation mode, all status messages from the host press <CR> twice after re-entering the terminal and status messages can now be sent.

The optional <addr> field allows the user to enter an address contained in the record address field. This causes the records to be located at different locations than would normally occur. The address is not added to the S-record addresses. If the address is omitted, precede the address with a comma to indicate that no address is present. An address (i.e., "1000") should be entered, as other records will be located relative to it. An address is allowed here rather than an offset (see paragraph 2.5).

The optional text field, entered after the equals begins to look for S-records at the host port. This device to initiate the download. Do not delimit equals sign and terminates with a carriage return echoes back to the host port and appears on the u

Some host systems echo all received characters sequentially, host one character at a time. After the entire command is received, the host sends a character from the host signifying the end of the command. This character is usually CR or LF, depending on the host system. If the host system does not send an end-of-command character, the host will continue to echo characters until LF is received. If the host system does not receive an end-of-command character, it will continue to echo characters until LF is received. For example, if a host system receives the command "PRINT" and does not receive an end-of-command character, it will echo "PRINT" indefinitely until LF is received.

host system does not echo characters that the file header record. The header record is not used, but **VE** out of the loop so that data records are processed.

Other VE options are:

-C option	Ignore checksum. A checksum is calculated as the S-reconstructed checksum is compared to the one in the header. If the compare fails, an error is issued. If the compare succeeds, the comparison is selected.
-----------	--

X option Echo. This option echoes what is read in at the host port. Do not use this option with the **Y** option.

During a verify operation S-record data is compared with the address contained in the S-record address field (see section 3.1). If the address does not match the current address then the non-comparing record is set aside until the next compare operation. If three consecutive records do not match the current address then the screen. If three non-comparing records are detected then the command is aborted.

If a non-hex character is encountered within the address or value fields, it is printed to the screen and CPU32Bug's error handler is triggered.

An error condition exists if the embedded checksum calculated by CPU32Bug does not match the checksum calculated by the host system (as obtained from the address field of the record). A message is displayed to the user asking if they want to read with the record. A copy of the record is also displayed. The user can then enter a command to abort.

EXAMPLES

This short program was developed on a host syst

```
1 * Test Program
2 *
3 65004000 ORG
4
5 65004000 7001 MOV
6 65004002 D088 ADD
7 65004004 4A00 TST
8 65004006 4E75 RTS
9 END

***** TOTAL ERRORS 0--
***** TOTAL WARNINGS 0--
```

4.1.2 M68300 Family Resident Structured Ass

There are several major differences between the resident structured assembler. The resident assembler treats the entire program as a unit, while the CPU32Bug assembly treats each individual unit. Due mainly to this basic functional difference, the resident structured assembly capabilities are more restricted:

- Label and line numbers are not used to identify locations in a program. The one-line labels, therefore, cannot make the required definition located on a separate line.
- Source lines are not saved. In order to assemble the machine code is disassembled and the source lines are lost.
- Only two directives (DC.W and SYSCALL) are supported.
- No macro operation capability is included.
- No conditional assembly is used.
- No structured assembly is used.
- Several symbols recognized by the CPU32Bug assembler character set. These symbols have multiple meaning to the assembler. These are:

Asterisk (*) - Multiply

Slash (/) - Divide or

Ampersand (&) - And or de

Although functional differences exist between the resident structured assembly and the true subset of the resident assembler. The CPU32Bug assembly is functionally equivalent to the resident assembler except as described above.

4.2 SOURCE PROGRAM CODING

A source program is a sequence of source statements which define the predetermined tasks. Each source statement consists of either a single instruction, a DC.W directive, or a SYSCALL directive. The source program follows a consistent source line format.

VE

Verify S-Records

Now change the program in memory and perform a verify operation.

```
CPU32Bug>M 4002<CR>
00004002 D088 ? D089.<CR>
```

```
CPU32Bug>VE -65000000<CR>
```

Enter the terminal emulator's escape key to return to the host computer (for example, F4 for ProComm). A host command is then entered to verify the contents of memory. If the BCC is connected (for MS-DOS based host computers, enter **EXIT** at the prompt), the BCC was connected to the com1 port).

After the file has been sent, the user then restarts the host computer. On MS-DOS based host computers, enter **EXIT** at the prompt to return to the host computer.

Since the port number equals the current terminal number, the host computer will verify that verification is complete and the terminal emulator will display the following message.

```
<CR><CR>
```

```
S30D65004000-----88-----77
CPU32Bug>
```

The byte which was changed in memory does not appear in the S-Record.

4.1 INTRODUCTION

Included as part of the CPU32Bug firmware is an interactive assembler/editor in which each source line is translated into M68300 Family machine code and placed into memory as it is entered. In order to display assembly language source code and the instruction mnemonic and operands are displayed as they are translated.

The CPU32Bug assembler is effectively a subset of the M68300 Family assembly language assembler. It has some limitations as compared with the full M68300 Family assembly language, such as no line numbers and labels; however, it is a powerful subset of the assembly language for the M68300 Family.

4.1.1 M68300 Family Assembly Language

M68300 Family assembly language is the symbolic representation of assembly language code that is processed by the assembler. This language is a subset of the M68300 Family assembly language.

- Operations
 - M68300 Family machine-instruction codes
 - Directives (pseudo-ops)
- Operators
- Special symbols

4.1.1.1 Machine-Instruction Operation Codes

The part of the assembly language that provides the machine-instruction codes for the M68300 Family machine instructions is described in the M68300 Family Reference Manual. Refer to that manual for any questions concerning machine-instruction operation codes.

4.1.1.2 Directives

Normally, assembly language can contain machine-instruction codes and also auxiliary action. The CPU32Bug assembler recognizes two directives: EQU (equivalent constant) and SYSCALL. These two directives are used to implement the various CPU32Bug utility calls (refer to paragraphs 4.2.3 and 4.2.4).

4.2.1.5 Character Set

The character set recognized by the CPU32Bug is:

- The letters A through Z (uppercase and lowercase)
- The integers 0 through 9
- Arithmetic operators: +, -, *, /, <<, >>
- Parentheses ()
- Characters used as special prefixes:
 - # (pound sign) specifies the immediate value
 - \$ (dollar sign) specifies a hex address
 - & (ampersand) specifies a decimal address
 - @ (commercial at sign) specifies a relative address
 - % (percent sign) specifies a bit field
 - ' (apostrophe) specifies an ASCII string
- Five separating characters:
 - Space
 - . (period)
 - / (slash)
 - (dash)
- The asterisk (*) character indicates continuation

4.2.2 Addressing Modes

Effective address modes, combined with operation codes, determine the operation performed by a given instruction. Effective addressing modes are described in detail in the CPU32 Reference Manual.

4.2.1 Source Line Format

Each source statement is a combination of operations, labels, numbers, and comments. Labels and comments are not used.

4.2.1.1 Operation Field

Since there is no label field, the operation field must be the first field. It can also follow one or more spaces. Entries can consist of:

- Operation codes which correspond to instructions
- Define constant directive (DC.W) definition
- System call directive (SYSCALL) call

The size of the data field affected by an instruction or directive is determined by the size code. Instructions and directives can operate on more than one data size. In such cases, a size code must be specified or a default size applied. The size code need not be specified if only one data size is present. It is followed by a period (.) and the data size code. The data size codes are:

B = Byte (8-bit data)

W = Word (16-bit data; the usual default)

L = Longword (32-bit data)

When the instruction or directive does not have a size code, the default size is permitted.

<u>EXAMPLES</u>	<u>Legal</u>	
LEA	(A0), A1	Load the effective address of A0 into A1. The size is the default (Byte).
ADD .B	(A0), D0	Add the byte pointed to by A0 to D0.
ADD	D1, D2	Add the low order word of D1 to D2. The default size code is Word.
ADD .L	A3, D3	Add the entire 32-bit word of A3 to D3.

<u>EXAMPLE</u>	<u>Illegal</u>
SUBA .B	#5, A1

SUBA .B	#5, A1	Illegal size specification. The size code B is illegal for this instruction. The size of the instruction would be Byte, but the size of A1 is Word, so the operation would be undefined.
---------	--------	--

4.2.1.2 Operand Field

If present, the operand field follows the operation by at least one space. When two or more operands are separated by a comma. In an instruction like 'AL' source effective address (<EA>) field, and the second <EA> field. Thus, the contents on D1 are added to register D2. In the instruction 'MOVE D1,D2', the second subfield (D2) is the destination field. In the format '<opcode> <source>,<destination>' a

4.2.1.3 Disassembled Source Line

The disassembled source line may not look identical to the assembly language. The assembler decides how to interpret the numbers used. If the first number is treated as a signed hexadecimal offset. Otherwise it is treated as a signed decimal offset. Both are valid hexadecimals.

EXAMPLE

```
MOVE.L      #1234,5678
MOVE.L      FFFFFFFC(A0),5678
```

disassembles to

```
00003000  21FC0000 12345678
00003008  21E8FFFC 5678
```

Also, for some instructions, there are two valid mnemonics that represent the same assembly language equivalent. When the two mnemonics appear different from the originally entered code

BT is disassembled as BRA
DBRA is disassembled as DBF

NO

The assembler recognizes two forms of branch instructions. The **BT** form (branch always) and the **BRA** instruction (branch always) and **DBF** (never branch). These mnemonics are different forms of the same instruction. In this case, the assembler accepts both forms.

4.2.1.4 Mnemonics and Delimiters

The assembler recognizes all M68300 Family instructions in binary, octal, decimal, and hexadecimal, with hex

- Decimal values are preceded by an ampersand
&1234
&987654321
- Hexadecimal values are preceded by a dollar sign
\$AFE5

One or more ASCII characters enclosed by single quotes. ASCII strings are right-justified and zero filled. They are used for immediate operands.

00003000	21FC0000	12345678
005000	0053	
005002	223C41424344	
005008	3536	

The following register mnemonics are recognized:

Pseudo Registers	
R0-R7	User Offset Registers.
Main Processor Registers	
PC	Program Counter - Used only in floating-point mode.
SR	Status Register
CCR	Condition Codes Register (Lower half)
USP	User Stack Pointer
SSP	System Stack Pointer
VBR	Vector Base Register
SFC	Source Function Code Register
DFC	Destination Function Code Register
D0-D7	Data Registers
A0-A7	Address Registers - Address register or stack pointer, that is, either USP or SSP register

EXAMPLES

00010022	04D2	DC.W	123
00010024	AAFE	DC.W	&A
00010026	4142	DC.W	'AE
00010028	5443	DC.W	'TB
0001002A	0043	DC.W	'C'

4.2.4 System Call Directive (SYSCALL)

This directive aids the user in making the TRAP this directive is:

SYSCALL <function name>

For example, the following two pieces of code p

TRAP #\$F
DC.W 0
or
SYSCALL .INCHR

The CPU32Bug input default is hexadecimal, w programming a CPU32Bug assembler TRAP fu and let CPU32Bug make the conversion. Refer t listing of all the functions provided.

4.3 ENTERING AND MODIFYING S

User programs are entered into memory using th is entered in assembly language statements on a as it is converted immediately upon entry into m: the type of source line that can be entered.

Symbols and labels, other than the defined assembler has no means of storing the associat tables. This forces the programmer to use memo use labels.

Also, editing is accomplished by retyping an e moving a block of memory data to free up or del the **BM** command).

Table 4-1 summarizes the CPU32Bug one-line a

Table 4-1. CPU32Bug Ass

Format	
Dn	Data register direct
An	Address register direct
(An)	Address register indirect
(An)+	Address register indirect
-(An)	Address register indirect
d(An)	Address register indirect
d(An,Xi)	Address register indirect
(bd,An,Xi)	Address register indirect
ADDR(PC)	Program counter indirect
ADDR(PC,Xi)	Program counter indirect
(ADDR,PC,Xi)	Program counter indirect
(xxxx).W	Absolute word address
(xxxx).L	Absolute long address
#xxxx	Immediate data

The user may use an expression in any numeric has a built in expression evaluator that supports t

Binary numbers
Octal numbers
Decimal numbers
Hexadecimal numbers
String literals
Offset registers
Program counter

Allowed operators are:

Addition	+
Subtraction	-
Multiply	*
Divide	/
Shift left	<<
Shift right	>>
Bitwise or	!
Bitwise and	&

The order of evaluation is strictly left to right with others. The only exception is when the user uses parentheses.

Possible points of confusion:

- Differentiate numbers and registers to
CLR D0 means CLR.W reg
 - CLR \$D0
 - CLR 0D0
 - CLR +D0
 - CLR D0+0 all mean CLR.W m
 - With the use of asterisk (*) to represent
how does the assembler know when to
For parsing algebraic expressions.

with a possible left or right parent

Given the above order, the as definition to use. For example:

*** Means
+ Means
2** Means
*&&16 Means

When specifying operands, the user may skip modes.

- Address register indirect with index, b
 - Program counter indirect with index,

For the above modes, the rules for omission/skip

- The user may terminate the operand by

CLR () or
CLR (,,) is equivalent to
CLR (0.N.ZA0.ZD0.W*1)

- The user may skip a field by stepping

CLR (D7) is equivalent to
CLR (\$D7,ZA0,ZD0.W*1)
out

CLR (,,D7) is equivalent to
CLR (0.N,ZA0,D7.W*1)

- If the user does not specify the base register number, it indicates that r
 - If the user does not specify the index
 - Any unspecified displacements are de

4.2.3 Define Constant Directive (DC.W)

The format for the DC.W directive is:

DC.W <operand>

This directive defines a constant in memory. The value) which can contain the actual value (decimal operand can be an expression which is assigned to memory. It is aligned on a word boundary if word (.W) size is specified. Characters are enclosed inside single quotes marking the byte of memory with the eighth bit (MSB) always set. The byte is right justified. A maximum of two ASCII characters can be specified in the directive.

It is necessary to create an equate file with the resources required to download the archive file C32SCALL.ARC from the Internet or the (BBS). For more information on the FR M68xxxEVx/L2.

When using the CPU32Bug one-line assembler, the following equates are pre-defined. Input: SYSCALL, space

EXAMPLE

```
CPU32Bug>M 3000;DI<CR>
0000 3000 00000000          ORI .B
0000 3000 4E3F0022          SYSCALL
0000 3004 00000000          ORI .B
CPU32Bug>
```

5.1.2 Input/Output String Formats

Within the context of the TRAP #15 handler are

Pointer/Pointer Format	The string is defined by a pointer to the location.
Pointer/Count Format	The string is defined by a pointer to the start of the string and a count of the number of bytes in the string itself.
Line Format	A line is defined by a carriage return and line feed.

5.2 SYSTEM CALL ROUTINES

Table 5-1 summarizes the TRAP #15 function numbers and a brief description of the available system calls.

4.3.1 Executing the Assembler/Disassembler

The assembler/disassembler is actuated using the following commands:

MM <ADDR>;DI
where

<CR> sequences to next instruction
. <CR> exits command

and

MD[S] <ADDR>[:<count>I<ADDR>]

Use the MM (;DI option) to enter and modify memory contents at the specified location are displayed. A new line can be entered if desired.

The disassembled line is either an M68300 assembly language directive. If the disassembler recognizes a valid mnemonic, it is displayed. If the disassembler does not recognize a valid mnemonic, DC.W \$XXXX (always hex) is returned. Both assembly language instructions, a word of data interpreted as a valid assembly language instruction.

4.3.2 Entering a Source Line

Enter a new source line immediately following the line described in paragraph 4.2.1.

```
CPU32Bug>MM 6000;DI <CR>
00006000          2600 MOV
```

When a line is terminated with a carriage return and line feed, the new line is assembled and displayed. The line is then disassembled and displayed:

```
CPU32Bug>MM 6000;DI <CR>
00006000          528B ADD
00006002          4282 CLR
```

Another program line can now be entered. Program lines that have been entered. A period (.) is used to exit the assembly, the assembler displays the line unassambled. The line accessed is redisplayed:

```
CPU32Bug>MM 6000;di <CR>
00006000          528B ADD
LEA.L 5(A0,D8),A4
BAD COMBINATION OF COMMAND, OPERANDS
00006000          528B ADD
```

4.3.3 Entering Branch and Jump Addresses

When entering a source line containing a branch the offset to the branch's destination in the instruction must be specified by the user. The user must append the appropriate offset to the assembly language instruction.

To reference a current location in an operand expression, use the .REF pseudo-instruction.

EXAMPLES

0000D000	6000BF68
0000D000	60FE
0000D000	4EF90000
0000D000	4EF00130

In the case of forward branches or jumps, the address is unknown as the program is being entered. The user must enter the address in order to reserve space. After the actual address is known, the instruction can be re-entered using the correct values. The labels "S" and "L" are used to identify the start and end of a user program (refer to the .RETURN function).

4.3.4 Assembler Output/Program Listings

Use the **MD** (Memory Display) command with the **;DI** option. The **MD** command requires the starting address and the number of bytes to display in the command line. When the **;DI** option is specified, the number of instructions disassembled and displayed is equal to the number of bytes specified.

Note again, that the listing may not correspond exactly to the output of the disassembler. In paragraph 4.2.1.3, the disassembler displays in size the offset of an address register; all other numbers are displayed in size.

5.1 INTRODUCTION

This chapter describes the CPU32Bug TRAP #15 system call. System calls access selected functions in the operating system, including input and output routines. TRAP #15 is used to exit from the end of a user program (refer to the .RETURN function).

In the descriptions of some input and output functions, the port number is given as a value or the default output port. After power-up or reset, the default output port is the BCC terminal port.

5.1.1 Executing System Calls Through TRAP #15

To execute a system call from a user program, the user must enter the system call code in the source program. The code corresponding to the system call is inserted following the TRAP opcode, as shown in the following example:

Format in user program:

TRAP #15	Sys
DC.W \$xxxx	Rou

In some of the examples shown in the following sections, the Motorola Macro Assembler (M68MASM) automatically assembles the TRAP #15 call for the user. The SYSCALL macro is:

SYSCALL	MACRO
TRAP	#15
DC.W	\1
ENDM	

The CPU32Bug input default is hexadecimal, while the output default is decimal. When programming a CPU32Bug assembler TRAP function, the user must make the conversion.

Using the SYSCALL macro, the system call appears as:

SYSCALL	<routine name>
---------	----------------

.CHANGEV

Parse Value, As

If the above code was called with a syscall routine format and POINT contained 2 (longwords), the POINT would contain 4 (pointing to first character buffer start address (not the address of the first process. In this case, a value of 2 in POINT indicates the character to be processed. After calling .CHANGEV

```
COUNT = 3
```

If the above code was called again, nothing could be issued. For example, if the string 5 is entered

```
COUNT = 3? 5<CR>
```

```
COUNT = 5
```

If in the previous example nothing had been entered, the value.

```
COUNT = 3? <CR>
```

```
COUNT = 3
```

Table 5-1. CPU32Bug

Function	Trap Code	Description
.BINDEC	\$0064	Convert binary
.CHANGEV	\$0067	Parse value
.CHKBRK	\$0005	Check for break
.DELAY	\$0043	Timer delay function
.DIVU32	\$006A	Divide two 32-bit numbers
.ERASLN	\$0027	Erase line
.INCHR	\$0000	Input character
.INLN	\$0002	Input line (point)
.INSTAT	\$0001	Input serial port
.MULU32	\$0069	Multiply two 32-bit numbers
.OUTCHR	\$0020	Output character
.OUTLN	\$0022	Output line (point)
.OUTSTR	\$0021	Output string
.PCRLF	\$0026	Output carriage return
.READLN	\$0004	Input line (point)
.READSTR	\$0003	Input string (point)
.RETURN	\$0063	Return to CPU
.SNDBRK	\$0029	Send break
.STRCMP	\$0068	Compare two strings
.TM_INI	\$0040	Timer initialization
.TM_RD	\$0042	Read timer
.TM_STR0	\$0041	Start timer at 0
.WRITD	\$0028	Output string
.WRITDLN	\$0025	Output line width
.WRITE	\$0023	Output string
.WRITELN	\$0024	Output line (point)

.BINDEC

Calculate BCD Equivalent

5.2.1 Calculate BCD Equivalent Specified E

SYSCALL .BINDEC
TRAP CODE: \$0064

This function takes a 32-bit unsigned binary (Binary Coded Decimal Number).

Entry Conditions:

SP ==> Argument: Hex number
Space for result

Exit Conditions:

SP ==> Decimal number

EXAMPLE

SUBQ.L	#8,A7	Allocate
MOVE.L	D0,-(A7)	Load hex
SYSCALL	.BINDEC	Call .BIN
MOVEM.L	(A7)+,D1/D2	Load result

.CHANGEV

Parse Value, Assign to Variable

5.2.2 Parse Value, Assign to Variable

SYSCALL .CHANGEV
TRAP CODE: \$0067

Parse a value in the user specified buffer. If prompted for a new value, otherwise update the variable. The new value is displayed and assigned to the variable.

Entry Conditions:

SP ==> Address of 32-bit character string
Address of user's buffer
Address of 32-bit integer
Address of string to be displayed

Exit Conditions:

SP ==> Top of stack

EXAMPLE

PROMPT	DC.B	\$14,'COUNT = 1
GETCOUNT	PEA	PROMPT(PC)
	PEA	COUNT
	PEA	BUFFER
	PEA	POINT
	SYSCALL	.CHANGEV
	RTS	

.ERASLN

Erase

5.2.6 Erase Line

SYSCALL .ERASLN
TRAP CODE: \$0027

Use .ERASLN to erase the line at the present cursor position.

Entry Conditions:

No arguments required.

Exit Conditions:

The cursor is positioned at the beginning of the line.

EXAMPLE

SYSCALL .ERASLN

.CHKBRK

Check for Break

5.2.3 Check for Break

SYSCALL .CHKBRK
TRAP CODE: \$0005

Returns zero (0) status in condition code register if break detected.

Entry Conditions:

No arguments or stack allocation required.

Exit Conditions:

Z flag set in CCR if break detected.

EXAMPLE

SYSCALL .CHKBRK
BEQ BREAK

.DELAY

Timer Delay

5.2.4 Timer Delay Function

SYSCALL .DELAY
TRAP CODE: \$0043

The .DELAY function generates timing delays to the MCU periodic interrupt timer for operation (number of interrupt pulses generated). .DELAY specified delay is completed. Initialize (.TM_IN) in the .TM_RD function.

Entry Conditions:

SP ==> Delay time (number)

Exit Conditions Different From Entry:

SP ==> The timer keeps running until removed from the stack.

EXAMPLE

```

SYSCALL .TM_INI      Initialize
SYSCALL .TM_STR0    Start timer
PEA.L  &1500        Load a 1500
SYSCALL .DELAY      Delay
*
*
*
PEA.L  &50000       Load a 50000
SYSCALL .DELAY      Delay

```

.DIVU32

Unsigned 32 x 32

5.2.5 Unsigned 32 x 32 Bit Divide

SYSCALL .DIVU32
TRAP CODE: \$006A

Divide two 32-bit unsigned integers and return integer. The case of division by zero is handled as \$FFFFFF.

Entry Conditions:

SP ==> 32-bit divisor (value)
32-bit dividend (value)
32-bit space for result

Exit Conditions:

SP ==> 32-bit quotient (result)

EXAMPLE

Divide D0 by D1, load result into D2.

SUBQ.L #4,A7	Allocate
MOVE.L D0,-(A7)	Push divisor
MOVE.L D1,-(A7)	Push dividend
SYSCALL .DIVU32	Divide D0 by D1
MOVE.L (A7)+,D2	Get quotient

.MULU32

Unsigned 32 x

.INCHR

Input Chara

5.2.10 Unsigned 32 x 32 Bit Multiply

SYSCALL .MULU32
 TRAP CODE: \$0069

Multiply two 32-bit unsigned integers and return integer. No overflow checking is performed.

Entry Conditions:

SP ==> 32-bit multiplier
 32-bit multiplicand
 32-bit space for res

Exit Conditions:

SP ==> 32-bit product (res)

EXAMPLE

Multiply D0 by D1, load result into D2.

SUBQ.L #4,A7	Allocate
MOVE.L D0,-(A7)	Push mul
MOVE.L D1,-(A7)	Push mul
SYSCALL .MULU32	Multiply
MOVE.L (A7)+,D2	Get prod

5.2.7 Input Character Routine

SYSCALL .INCHR
 TRAP CODE: \$0000

Reads a character from the default input port. The

Entry Conditions:

SP ==> Space for character
 Word fill <byte>

Exit Conditions:

SP ==> Character <byte>
 Word fill <byte>

EXAMPLE

SUBQ.L #2,A7	Allocate
SYSCALL .INCHR	Call
MOVE.B (A7)+,D0	Load

.INLN

Input Line

5.2.8 Input Line Routine

SYSCALL .INLN
TRAP CODE: \$0002

Reads a line from the default input port. The min

Entry Conditions:

SP ==> Address of string b

Exit Conditions:

SP ==> Address of last cha

.INSTAT

Input Serial

5.2.9 Input Serial Port Status

SYSCALL .INSTAT
TRAP CODE: \$0001

Checks the default input port buffer for character result of the operation.

Entry Conditions:

No arguments or stack allocation

Exit Conditions:

Z (zero) = 1 if the receiver buffer

EXAMPLE

If A0 contains the string destination address:

SUBQ.L	#4,A7	Allocate
PEA	(A0)	Push poi
TRAP	#15	(May also
DC.W	2	macro "")
MOVE.L	(A7)+,A1	Retrieve

EXAMPLE

LOOP	SYSCALL	.INSTA
	BEQ.S	EMPTY
	SUBQ.L	#2,A7
	SYSCALL	.INCHR
	MOVE.B	(A7)+,
	BRA.S	LOOP

EMPTY

NO

A line is a string of characters (<CR>). The maximum allowed terminating <CR> is not included. Input/Output Control character pi 1.

.READLN

Read Line to Fix

.OUTCHR

Output Chara

5.2.14 Read Line to Fixed-Length Buffer

SYSCALL .READLN
TRAP CODE: \$0004

Reads a string of characters from the default input port. A string consists of a count byte followed by one byte indicates the number of characters read from the input string, excluding carriage return <CR>. Maximum of 254 characters.

Entry Conditions:

SP ==> Address of input buffer

Exit Conditions:

SP ==> Top of stack
The first byte in the buffer**EXAMPLE**

If A0 points to a 256 byte buffer;

PEA (A0)	Long buffer
SYSCALL .READLN	And read

NO

The caller must allocate 256 bytes for the buffer. Maximum of 254 characters. <CR> and <LF> are not included in the character count. No following echo of the input. See character processing as described in the M68CPU32BUG/D Rev 1 manual.

5.2.11 Output Character Routine

SYSCALL .OUTCHR
TRAP CODE: \$0020

Outputs a character to the default output port.

Entry Conditions:

SP ==> Character <byte>
Word fill <byte> (0)

Exit Conditions:

SP ==> Top of stack
Character is sent to output port**EXAMPLE**

MOVE.B D0,-(A7)	Send character
SYSCALL .OUTCHR	To default output port

.OUTLN
.OUTSTR

Output String I

.PCRLF

Print Carriage Ret

5.2.12 Output String Using Pointers

SYSCALL .OUTLN
TRAP CODE: \$0022

SYSCALL .OUTSTR
TRAP CODE: \$0021

5.2.13 Print Carriage Return and Line Feed

SYSCALL .PCRLF
TRAP CODE: \$0026

.PCRLF sends a carriage return and a line feed to

Entry Conditions:

No arguments or stack allocation

.OUTSTR outputs a string of characters to the current location of the stack pointer. The string consists of characters followed by a <CR><LF> sequence.

Exit Conditions:

None

Entry Conditions:

SP ==> Address of first character
+4 Address of last character

EXAMPLE

SYSCALL .PCRLF

Output

Exit Conditions:

SP ==> Top of stack

EXAMPLE

If A0 = start of string and A1 = end of string+1

```
MOVEM.L A0/A1,-(A7) Load pointer
SYSCALL .OUTSTR
```

.STRCMP

Compare T

5.2.18 Compare Two Strings

SYSCALL .STRCMP

TRAP CODE: \$0068

An equality comparison is made and a boolean flag is set. If the strings are identical the flag is \$00, otherwise it is \$FF.

Entry Conditions:

SP ==>	Address of string#1
	Address of string#2
	Three bytes (unused)
	Byte to receive string

Exit Conditions:

SP ==>	Three bytes (unused)
	Byte that received

EXAMPLE

If A1 and A2 contain the addresses of the two strings to be compared, then the following sequence of instructions will perform the comparison.

SUBQ.L	#4,A7	Allocate stack space
PEA	(A1)	Push address of string 1
PEA	(A2)	Push address of string 2
SYSCALL	.STRCMP	Call .STRCMP routine
MOVE.L	(A7)+,D0	Pop boolean result into D0
TST.B	D0	Check bit 0 of D0
BNE	ARE SAME	Branch if not equal

.READSTR

Read String Into Variable-Length Buffer

SYSCALL .READSTR

TRAP CODE: \$0003

Reads a string of characters from the default input buffer. The maximum length of the string is defined by the value at the top of the stack. This value should be no less than the first byte + 2. The maximum length of the string is 254 characters, making the maximum buffer size 255 bytes. The number of characters in the buffer is returned in the count byte. Enter a carriage return character to terminate the input. The characters echo to the display.

Entry Conditions:

SP ==> Address of input buffer

Exit Conditions:

SP ==> Top of stack
The count byte contains the number of characters read.**EXAMPLE**

If A0 contains the string buffer address, then the following sequence of instructions will read a string into the buffer.

PEA	(A0)	Push buffer address
TRAP	#15	(May also be a macro call)
DC.W	3	

NO

This routine allows the caller to read a string into the input buffer. The maximum length of the string is 254 characters. If the buffer is full, then the input buffer is cleared. Input/Output Control character processing is disabled.

.RETURN

Return to C

.SNDBRK

Send

5.2.16 Return to CPU32Bug

SYSCALL .RETURN
TRAP CODE: \$0063

.RETURN restores control to CPU32Bug from inserted in target code are removed. Then the Finally, the routine returns to CPU32Bug.

Entry Conditions:

No arguments required.

Exit Conditions:

Control is returned to CPU32Bug

5.2.17 Send Break

SYSCALL .SNDBRK
TRAP CODE: \$0029

Use **.SNDBRK** to send a break to the default output port.

Entry Conditions:

No arguments or stack allocation required.

Exit Conditions:

The default port is sent "break".

EXAMPLE

SYSCALL .SNDBRK

SYSCALL .RETURN

Return to C

.TM_STR0

Start Tim

```
MOVE.L    #$00000002,-(A7)      R
SYSCALL   .TM_STR0           v
                                u
```

```
MOVE.L    #$054400A0,-(A7)      R
SYSCALL   .TM_STR0           v
                                (
```

.TM_INI

Timer Init

5.2.19 Timer Initialization

SYSCALL .TM_INI
TRAP CODE: \$0040

Use .TM_INI to initialize the MCU periodic interrupt timer. This routine initializes it. .TM_INI does not restart the timer; this is accomplished by counting the number of interrupts. The interrupt frequency is 125 milliseconds. Use this routine the first time.

Entry Conditions:

No arguments required.

Exit Conditions Different From Entry:

Periodic interrupt timer is stopped.

EXAMPLE

SYSCALL .TM_INI Initialize

.TM_RD

Read

5.2.20 Read Timer

SYSCALL .TM_RD
TRAP CODE: \$0042

Use this routine to read the timer value (the generated). Initialize (.TM_INI) and start (.TM function.

Entry Conditions:

SP ==> Space for result <length>

Exit Conditions Different From Entry:..

SP ==> Time (number of microseconds running after the read)

EXAMPLE

```
SUBQ.L #4,A7          Allocate
SYSCALL .TM_RD        Read timer
MOVE.L (A7)+,D0        Load interrupt vector
```

.TM_STR0

Start Tim

5.2.21 Start Timer at T=0

SYSCALL .TM_STR0
TRAP CODE: \$0041

Use this routine to reset the timer to 0 and start a periodic interrupt timer (periodic interrupt timer register (PITR)), or use the default values. The default value is 1 millisecond and use level 6, vector 66. See Application Manual, MC68332UM/AD, concerning the Periodic Interrupt Timer.

Entry Conditions:

SP ==> Timer control value
Timer period value

Exit Conditions Different From Entry:..

Parameters are removed from the stack. The counter is cleared. If the user's interrupt routine (SR), disables the timer interrupts, the timer interrupts are disabled.

If the value of PICR is not equal to zero, the vector number is restored to the default value.

EXAMPLES

SYSCALL .TM_STR0

MOVE.L #0,-(A7) Reset the timer
SYSCALL .TM_STR0

.WRITE .WRITELN

Output String Usin

..... prints this message:

MOTOROLA QUALITY!

Using .WRITELN instead of .WRITE outputs thi

MOTOROLA
QUALITY!

The string must be formatted so
pointed to by the passed address
string (pointer/count format – see

NO

.WRITD .WRITDLN

Output String

5.2.22 Output String with Data

SYSCALL .WRITD – Output
TRAP CODE: \$0028

SYSCALL .WRITDLN – Output
TRAP CODE: \$0025

These trap functions use the monitor I/O routines to output strings with embedded variable fields. .WRITD outputs a string of characters with data following. .WRITDLN passes the starting address of the string and the count of bytes to be inserted into the string. The output goes to the device.

Entry Conditions:

Eight bytes of parameter positioned in the stack

SP ==> Address of string <
Data list pointer <

A separate data stack or data list arranged in memory

Data list pointer => Data for 1st variable
Data for next variable
Data for next variable

Exit Conditions:

SP ==> Top of stack (parameter)

.WRITD
.WRITDLN

Output Strin

.WRITE
.WRITELN

Output String Usin

EXAMPLE

The following section of code

ERRMESSG	DC.B	\$15,'E
	MOVE.L	#3,-(A
	PEA	(A5)
	PEA	ERRMES
	SYSCALL	.WRITD
	TST.L	(A5)+

.... prints this message:

ERROR CODE = 3

NO

The string must be formatted so pointed to by the passed address of the string, including the data field see 5.1.2).

Format data fields within '|<radix>,<fieldwidth>[Z]|' where base (in hexadecimal, i.e., "A" is 16) <fieldwidth> is the number of data right-justified and left-most character. Include "Z" to suppress leading zeros.

All data is placed in the stack as it is encountered in the user string, data stack.

The data stack is not destroyed by (see example above) to de-allocate necessary for the space in the data stack to be done using the call routine, as:

5.2.23 Output String Using Character Count

SYSCALL	.WRITE	- Output
TRAP CODE:	\$0023	

SYSCALL	.WRITELN	- Output
TRAP CODE:	\$0024	

.WRITE and .WRITELN format character strings at the default output port. After formatting, the count bytes starting address of the string. .WRITELN app

Entry Conditions:

Four bytes of parameters are positive

SP ==> Address of string.<

Exit Conditions:

SP ==> Top of stack (parameters)

EXAMPLE

MESSAGE1	DC.B	9,
MESSAGE2	DC.B	8,
	PEA	MESSAGE
	SYSCALL	.WRITE
	PEA	MESSAGE
	SYSCALL	.WRITE

6.2.13 Zero Pass Count (ZP)

Executing this command resets the pass counter entering a command that executes the loop-cont line as LC results in the pass counter being reset

CHAP

DIAGNOSTIC FILE

6.3 UTILITIES

The monitor is supplemented by several utilities itself and the diagnostics.

6.3.1 Write Loop

WL.<SIZE> [<ADDR> []<DATA

The **WL** command executes a streamlined write. This command is intended as a debugging aid so a loop is very short in execution so measuring data tracking failures. Pressing the BREAK key does not ABORT switch or RESET switch does.

Command size must be specified as B for byte, V

The command requires two parameters: target address and data are both hexadecimal values and must not exceed \$10000, enter **WL.B 10000 00**. The system prompt is omitted.

EXAMPLES

CPU32Bug>**SD<CR>**

CPU32Diag>**WR.B 40FC E6<CR>**

CPU32Diag>**WR.B 40FC E6<CR>**

CPU32Diag>**WR.W 800C 43F6<CR>**

CPU32Diag>**WR.L 54F0 F8432191<CR>**

6.1 INTRODUCTION

This diagnostic guide contains operation information Package, hereafter referred to as CPU32Diag. It is user. Paragraphs 6.4 through 6.6 are guides to us

6.2 DIAGNOSTIC MONITOR

The tests described herein are called via a command. This monitor is command-line driven and provides error reporting, interrupt handling, and a multi-level


6.2.1 Monitor Start-Up

At the **CPU32Bug>** prompt, enter SD to switch Directories (SD) command is described elsewhere in **CPU32Diag>**.

6.2.2 Command Entry and Directories

Enter commands at the **CPU32Diag>** prompt. The carriage return <CR>. Multiple commands may be entered and another command is to follow it, separated by a space. For instance, to execute the MT B command after the MT A ! MT B. Spaces are not required but are shown here to be combined on one line.

Commands are listed in the diagnostic directory. Subcommands are listed in the directory for that particular command.



To execute a particular test, for example CPU, This command causes the monitor to find the C command from that subdirectory.

EXAMPLES

Single-Level Commands	HE DE
Two-Level Commands	CPU

6.2.3 Help (HE)

On-line documentation is provided in the form [name]). This command displays a menu of the tests in the current directory. If the name of that subdirectory is entered, a menu of all the memory tests, enter HE MT. The monitor then pauses until the operator presses the carriage return key.

6.2.4 Self Test (ST)

The monitor provides an automated test mechanism. To run a self-test, enter ST. This causes the monitor to run only the tests included in the current directory. If the name of a subdirectory is entered, all the tests included in an internal self-test directory are run. If no parameters are specified, the entire directory, which contains the test programs, is run.

Each test for each particular command is listed in the following table.

6.2.5 Switch Directories (SD)

To exit the diagnostic directory (and disable the diagnostic commands and initializes the CPU directory, the prompt is **CPU32Bug>**. To re-enter the diagnostic directory, enter SD. When in the diagnostic directory, the user can access CPU32Bug without the diagnostic monitor.

6.2.6 Loop-On-Error Mode (LE)

Use the Loop-on-error mode (**LE**) to endlessly loop on errors detected. This is useful when using a logic analyzer to analyze the test name to loop on errors encountered during the test.

6.2.7 Stop-On-Error Mode (SE)

Use the stop-on-error mode (**SE**) to halt a test at the first error. Then the test mnemonic to stop on errors encountered.

6.2.8 Loop-Continue Mode (LC)

Use loop-continue mode (**LC**) to endlessly repeat the testing of everything on the command line. To do this, enter LC. The monitor then loops through the diagnostic video display terminal. Certain tests do not support the ABORT or RESET switches of the M68300PFB.

EXAMPLE

CPU32Diag>**LC ST<CR>**

Repeats self-test system.

6.2.9 Non-Verbose Mode (NV)

The diagnostics display a substantial number of messages. In non-verbose mode (**NV**) suppresses all messages except the test name, and <CR>. NV ST MT causes the monitor to display only the names of the sub-tests and the results (pass or fail).

6.2.10 Display Error Counters (DE)

Each test in the diagnostic monitor has a dedicated error counter. After a particular test, its error counter is incremented. By entering DE, the test results could be determined by examining the error counter. DE and a <CR> displays the results of a particular test.

6.2.11 Clear (Zero) Error Counters (ZE)

The error counters, at start-up, initialize to a value of 100. They are cleared to zero after errors have accumulated. The ZE command clears the error counters can be individually reset by entering ZE followed by the test name. Example: ZE CPU A clears the error counter for the CPU A test.

6.2.12 Display Pass Count (DP)

A count of the number of passes in loop-continue mode is displayed with other information at the conclusion of the test. Without using LC, enter DP.

CPU B

Instructi

6.4.2 Instruction Test

CPU32Diag>CPU B

CPU B tests various data movement, integer manipulation instructions of the MCU device.

EXAMPLE

After the command has been issued, the f

B CPU Instruction Test

If any part of the test fails, then the displa

B CPU Instruction Test.....
(error message)

Here, (error message) is one of the follow

Failed AND/OR/NOT/EOR instruct
Failed DBF instruction check
Failed ADD or SUB instruction
Failed MULU or DIVU instructio
Failed BSET or BCLR instructio
Failed LSR instruction check
Failed LSL instruction check

If all parts of the test are completed corre

B CPU Instruction Test.....

6.3.2 Read Loop

RL.<SIZE> [<ADDR> [<DATA>]

The **RL** command executes a streamlined read location. This command is intended as a debugger. The read loop is very short in execution so may be utilized in tracking failures. Pressing the BREAK key, pressing the ABORT switch or RESET switch does

Command size must be specified as B for byte, W for word.

The command requires one parameter: target address. To read from address \$10000, enter **RL.B 10000**. The parameters <ADDR> and are omitted.

EXAMPLES

CPU32Diag>**RL.B <CR>**

CPU32Diag>**RL.W A000<CR>**

Pro

Rea

6.3.3 Write/Read Loop

WR.<SIZE> [<ADDR> [<DATA>]

The **WR** command executes a streamlined write location. This command is intended as a debugger. The write/read loop is very short in execution so may be utilized in tracking failures. Pressing the BREAK key, pressing the ABORT switch or RESET switch does

Command size must be specified as B for byte, W for word.

The command requires two parameters: target address and data. Both parameters are hex values and must not be omitted. To write to address \$10000 and read back, enter **WR.B 10000 00**. The parameters <ADDR> and <DATA> are omitted.

EXAMPLE

CPU32Diag>**WR.W 8000 FFFFFFFF<CR>**

Wri

CPU

CPU Tests F

6.4 CPU TESTS FOR THE MCU

CPU tests are a series of diagnostics used to test the CPU. The following table lists the available tests (Table 6-1).

Monitor Command
CPU A
CPU B
CPU C
CPU D

The normal procedure for correcting a CPU error is:

CPU A

Registers

6.4.1 Register Test

CPU32Diag>CPU A

CPU A executes a thorough test of all the registers. If any register fails, then the display shows the following message:

EXAMPLE

After the command has been issued, the following message is displayed:

A CPU Register test.....

If any part of the test fails, then the display shows the following message:

A CPU Register test.....
(error message)

Here, (error message) is one of the following:

Failed DO-D7 register check
Failed SR register check
Failed USP/VBR/CAAR register check
Failed CACR register check
Failed AO-A4 register check
Failed A5-A7 register check

If all parts of the test are completed correctly, the following message is displayed:

A CPU Register test.....

The following describes the memory error display reporting code is designed to conform to two rules:

1. The first time an error occurs, head information is printed.
2. Upon 20 memory errors, the printing of the test.

The memory error display format is:

FC	TEST ADDR	109876543210987654321
5	00010000	-----
5	00010004	-----X-

Each line displayed consists of five items: first expected data, and read data. The test address, hexadecimal. The graphic bit report shows a letter at each good bit position.

The heading used for the graphic bit report is intended. Each numeral in the heading is the one's digit of the bit at test address \$10004 has the numeral 2 over it. The bit position is read 12 in decimal (base 10).

CPU C

Address M

6.4.3 Address Mode Test

CPU32Diag>CPU C

CPU C tests the various addressing modes of the address indirect, address indirect with post-increme

EXAMPLE

After the command has been issued, the following

C CPU Address Mode test.....

If any part of the test fails, then the display

C CPU Address Mode test.....
(error message)

(error message) is one of the following:

Failed Absolute Addressing check
Failed Indirect Addressing check
Failed Post increment check
Failed Pre decrement check
Failed Indirect Addressing with post-increment
Unexpected Bus Error at \$XXXXXX

If all parts of the test are completed correctly,

C CPU Address Mode test.....

CPU D

Exception Proc

6.4.4 Exception Processing Test

CPU32Diag>CPU D

CPU D tests many of the exception processing vectors or any of the floating point co-processor

EXAMPLE

After the command has been issued, the f

D CPU Exception Processing Te

If any part of the test fails, then the displa

D CPU Exception Processing Te
Test Failed Vector # XXX

XXX is the hexadecimal exception vec
Manual.

However, if the failure involves taking a
display is:

D CPU Exception Processing Te
Unexpected exception taken to Vec

If all parts of the test are completed corre

D CPU Exception Processing Te

MT

Memory

6.5 MEMORY TESTS (MT)

The memory tests are a series of diagnostics w
that may or may not reside on the M68300EVS
RAM. To test off-board RAM, change Start a
described in the following paragraphs. Memory t

If one or more memory tests are atte
memory, a bus error message appears, gi

Table 6-2. Memor

MONITOR COMMAND
MT A
MT B
MT C
MT D
MT E
MT F
MT G
MT H
MT I
MT J

The following hardware is required to perform th

- M68300EVK - Module being tested
- Video display terminal or host compu

MT D

Set Bus D

6.5.4 Set Bus Data WidthCPU32Diag>**MT D** [new value: 0 for 16,**MT D** selects either 16-bit or 32-bit bus data ac tests. The width is selected by entering zero for 1**EXAMPLE**

If the user supplied the optional new val

```
CPU32Diag>MT D [new value]<CR>
Bus Width (32=1/16=0) =<new value>
CPU32Diag>
```

If a new value was not specified by the u is allowed to enter a new value.

NO

The default value is Bus

```
CPU32Diag>MT D<CR>
Bus Width (32=1/16=0) =<current v>
Bus Width (32=1/16=0) =<new value>
CPU32Diag>
```

This command may be used to display the carriage return <CR> without entering the

```
CPU32Diag>MT D<CR>
Bus Width (32=1/16=0) =<current v>
Bus Width (32=1/16=0) =<current v>
CPU32Diag>
```

MT A

Set Func

6.5.1 Set Function CodeCPU32Diag>**MT A** [new value]**MT A** allows the user to select the function code this are Program Test and TAS Test.**EXAMPLE**

If the user supplied the optional new val

```
CPU32Diag>MT A [new value]<CR>
Function Code=<new value>
CPU32Diag>
```

If a new value was not specified by the user is allowed to enter a new value.

NO

The default is Function Code=

```
CPU32Diag>MT A<CR>
Function Code=<current value> ?[n]
Function Code=<new value>
CPU32Diag>
```

This command may be used to display the carriage return <CR> without entering the

```
CPU32Diag>MT A<CR>
Function Code=<current value> ?<C
Function Code=<current value>
CPU32Diag>
```

MT B

Set Start

6.5.2 Set Start AddressCPU32Diag>**MT B** [new value]

MT B allows the user to select the start address for MVME332, it is suggested that address \$00003 is used. Extreme caution should be used when attempting

EXAMPLE

If the user supplied the optional new value

```
CPU32Diag>MT B [new value]<CR>
Start Addr.=<new value>
CPU32Diag>
```

If a new value was not specified by the user, the monitor is allowed to enter a new value.

NO

The default is Start Addr.=00003

```
CPU32Diag>MT B<CR>
Start Addr.=<current value> ?[new
Start Addr.=<new value>
CPU32Diag>
```

This command may be used to display the current start address followed by a carriage return <CR> without entering the new value.

```
CPU32Diag>MT B<CR>
Start Addr.=<current value> ?<CR>
Start Addr.=<current value>
CPU32Diag>
```

NO

If a new value is specified, it is treated as if the user had entered the carriage return <CR> without entering the new value. If the new value is greater than the current start address, the monitor will change the start address. If the new value is less than the current start address, the monitor will not change the start address. These changes are not processed by the monitor.

MT C

Set Stop

6.5.3 Set Stop AddressCPU32Diag>**MT C** [new value]

MT C allows the user to select the stop address used for testing. This is the address where testing terminates, so the stop address must be greater than or equal to the start address.

EXAMPLE

If the user supplied the optional new value

```
CPU32Diag>MT C [new value]<CR>
Stop Addr.=<new value>
CPU32Diag>
```

If a new value was not specified by the user, the monitor is allowed to enter a new value.

NO

The default is Stop Addr.=00010000, which is the end of RAM.

```
CPU32Diag>MT C
Stop Addr.=<current value> ?[new
Stop Addr.=<new value>
CPU32Diag>
```

This command may be used to display the current stop address followed by a carriage return <CR> without entering the new value.

```
CPU32Diag>MT C
Start Addr.=<current value> ?<CR>
Start Addr.=<current value>
CPU32Diag>
```

NO

If a new value is specified, it is treated as if the user had entered the carriage return <CR> without entering the new value. If the new value is greater than the current stop address, the monitor will change the stop address. If the new value is less than the current stop address, the monitor will not change the stop address. These changes are not processed by the monitor.

MT H

Random |

6.5.8 Random Byte Test

CPU32Diag>MT H

MT H performs a random byte test from Start Address. This has been implemented in this manner:

1. A register is loaded with the value \$ECA86420.
2. For each memory location:
 - Copy the contents of the register.
 - Add \$02468ACE to the contents.
 - Proceed to next memory location.
3. Reload \$ECA86420 into the register.
4. For each memory location:
 - Compare the contents of the register. If the contents are good, one byte is set to F.
 - Add \$02468ACE to the contents.
 - Proceed to next memory location.

EXAMPLE

After the command is entered, the display shows:

```
H      MT Random Byte Test.....
```

If an error occurs, then the memory location is displayed:

```
H      MT Random Byte Test.....  
(error-related information)
```

If no errors occur, then the display appears:

```
H      MT Random Byte Test.....
```

MT E

March Addr

6.5.5 March Address Test

CPU32Diag>MT E

MT E performs a march address test from Start Address. This has been implemented in this manner:

1. All memory locations from Start Address to Stop Address are checked for bits that did not change. If all bits are set to F's (all the bits are set). This process reveals address errors.
2. Beginning at Stop Address and proceeding back to Start Address, each memory location is checked for bits that did not change. If all bits are cleared to 0. This process reveals address errors.
3. Beginning at Start Address and proceeding to Stop Address, each memory location is checked for bits that did not change. If all bits are cleared to 0. This process reveals address errors.

EXAMPLE

After the command is entered, the display shows:

```
E      MT March Addr. Test.....
```

If an error is encountered, then the memory location is displayed:

```
E      MT March Addr. Test.....  
(error-related information)
```

If no errors are encountered, then the display shows:

```
E      MT March Addr. Test.....
```

MT F

Walk a

6.5.6 Walk a Bit Test

CPU32Diag>MT F

MT F performs a walking bit test from start address. The memory location is implemented in the following manner:

- Write out a 32-bit value with only the bit set at the start address.
- Read it back and verify that the value is correct.
- Shift the 32-bit value to move the bit one position to the left.
- Repeat the procedure (write, read, and verify) until all bits have been tested.

EXAMPLE

After the command is entered, the display shows:

```
F      MT Walk a bit Test .....
```

If an error is encountered, then the memory location is displayed.

```
F      MT Walk a bit Test .....
```

(error-related information)

If no errors are encountered, then the display shows:

```
F      MT Walk a bit Test .....
```

MT G

Refresh

6.5.7 Refresh Test

CPU32Diag>MT G

MT G performs a refresh test from Start Address. The memory location is implemented in this manner:

1. For each memory location:
 - Write out value \$FC84B730.
 - Verify that the location contains the correct value.
 - Proceed to next memory location.
2. Delay for 500 milliseconds (1/2 second).
3. For each memory location:
 - Verify that the location contains the correct value.
 - Write out the complement of the value.
 - Verify that the location contains the correct value.
 - Proceed to next memory location.
4. Delay for 500 milliseconds.
5. For each memory location:
 - Verify that the location contains the correct value.
 - Write out value \$FC84B730.
 - Verify that the location contains the correct value.
 - Proceed to next memory location.

EXAMPLE

After the command is entered the display shows:

```
G      MT Refresh Test .....
```

If an error is encountered, then the memory location is displayed.

```
G      MT Refresh Test .....
```

(error-related information)

If no errors are encountered, then the display shows:

```
G      MT Refresh Test .....
```

MT I

Program

6.5.9 Program TestCPU32Diag>**MT I****MT I** moves a program segment into RAM and executes it.

1. The program is moved into the RAM. If there is not enough available RAM (i.e., from Start Address to Stop Address), then the segments of the program are moved into the RAM sequentially until the last segment copied into the RAM to Stop Address. Attempting to run this test without sufficient memory will result in an error message: one complete program segment to be copied into the RAM. The error message is: INSUFFICIENT MEMORY.
2. The last location, Stop Address, receives control.
3. Finally, the test performs a JSR to location 0000:0000.
4. The program itself performs a wide variety of self-tests. These tests are checked and a count of the errors is displayed. The test ends in the same fashion as any memory test failure (refer to section 6.5.1).

EXAMPLE

After the command is entered, the display shows:

I MT Program Test.....

If the operator has not allowed enough memory for the program to be copied into the target RAM, then the following error message is displayed. Make sure that the Stop Address is at least 1000 bytes beyond the Start Address.

I MT Program Test.....
Insufficient Memory
PASSED

If the program (in RAM) detects any errors during its execution, the following information is displayed.

I MT Program Test.....
(error-related information)

If no errors occur, then the display appears as follows:

I MT Program Test.....

MT J

Test and

BERR

Bus Err

6.5.10 Test and Set TestCPU32Diag>**MT J**

MT J performs a Test and Set (TAS) test from :
memory location is implemented as follows:

- Clear the memory location to 0.
- Test And Set the location (should set
- Verify that the location now contains
- Proceed to next location (next byte).

EXAMPLE

After the command is entered, the display

```
J      MT TAS Test.....
```

If an error occurs, then the memory locati

```
J      MT TAS Test.....  
(error-related information)
```

If no errors occur, then the display appear

```
J      MT TAS Test.....
```

EXAMPLE

After the command has been issued, the f

```
BERR  Bus Error Test.....
```

If a bus error occurs in the first part of th
as follows.

```
BERR  Bus Error Test.....  
Got Bus Error when reading from R
```

If no bus error occurs in one of the othe
appropriate error message appears as one

```
No Bus Error when reading from R  
No Bus Error when writing to B
```

If all three parts of the test are completed

```
BERR  Bus Error Test.....
```

The next 16 character pairs of the first S1 rec code/data. In this assembly language example, written in sequence in the code/data fields of the

APPENDIX S-RECORD INTRODUCTION

<u>OPCODE</u>	<u>INSTRUC</u>
285F	MOVE .L
245F	MOVE .L
2212	MOVE .L
226A0004	MOVE .L
24290008	MOVE .L
237C	MOVE .L

(The balance of this code is continued in records and stored in memory.)

2A The checksum of the first S1 record

The second and third S1 records also each contain checksums 13 and 52 respectively. The fourth S1 record has a checksum of 92.

The S9 record is explained as follows:

S9	S-record type S9, indicating that it is a terminated record.		
03	Hexadecimal 03, indicating that three characters follow.		
00			
00	The address field, zeros.		
FC	The checksum of the S9 record.		

Each printable character in an S-record is encoded as a two-digit hex representation of the binary bits which are actually sent above is sent as:

TYPE		LENGTH			ADDRESS		
S	1	1	3	0	0	0	
5	3	3	1	3	3	3	0
0101	0011	0011	0001	0011	0001	0011	0000

A.1 INTRODUCTION

The S-record format for output modules was designed to allow data files in a printable format for transportation. This process can thus be visually monitored and the S-

A.2 S-RECORD CONTENT

When viewed by the user, S-records are essentially composed of five fields. These fields identify the record type, record length, memory location, and data. The first byte of binary data is encoded as a 2-character hexadecimal value where the first byte is the high-order 4 bits, and the second the low-order 4 bits.

The five fields which comprise an S-record are shown below:

TYPE	RECORD LENGTH	ADDRESS

Where the fields are composed as follows:

Field	Printable Characters	
type	2	S-records type -- S0, S1, S2, S3
record length	2	The count of the characters in the record.
address	4, 6, or 8	The 2-, 3-, or 4-byte address of memory.
code/data	0-n	From 0 to n bytes of descriptive information. Programs may limit the number of characters in the S-record.
checksum	2	The least significant byte of the values represented by the record length, address, and data.

Each record may be terminated with a CR/LF/initial field to accommodate other data such as systems. An S-record file is a normal ASCII text

Accuracy of transmission is ensured by the record

A.3 S-RECORD TYPES

Eight types of S-records have been defined to a transportation and decoding functions. The various transportation control programs, as well as cross debugging programs, utilize only those S-records specific information on which S-records are supplied for the program must be consulted. CPU32Bug's

An S-record format module may contain S-records

S0	The header record for each block of S-records. It contains information identifying the following block of records.
S1	A record containing code/data and the 2-byte address of the instruction to which control is passed.
S2	A record containing code/data and the 3-byte address of the instruction to which control is passed.
S3	A record containing code/data and the 4-byte address of the instruction to which control is passed.
S5	A record containing the number of S1, S2, and S3 records in the block. The count appears in the address field. There is one S5 record per block.
S7	A termination record for a block of S3 records. It contains the 2-byte address of the instruction to which control is passed.
S8	A termination record for a block of S2 records. It contains the 3-byte address of the instruction to which control is passed.
S9	A termination record for a block of S1 records. It contains the 4-byte address of the instruction to which control is passed. This specification is encountered in the object module.

Only one termination record is used for each block. It is used only when control is to be passed to a 3 or 4 byte address. Although it is possible for multiple header records to be present in a block, only one termination record is used.

A.4 S-RECORDS CREATION

S-record format files may be produced by debuggers, assemblers or cross linkers. Several programs are available to convert a file in another format from a host system to a microprocessor-based target system.

EXAMPLE

Shown below is a typical S-record format module:

```
S00600004844521B
S113000285F245F2212226A000424290
S11300100002000800082629001853812
S113002041E900084E422343001823420
S113003000144ED492
S9030000FC
```

The module consists of one S0 record, four S1 records and one S9 record.

The S0 record is comprised of the following characters:

S0	S-record type S0, indicating that it is a header record.
06	Hexadecimal 06 (decimal 6), indicating the record type.
00	Four-character, 2-byte, address field; zero indicates no memory location.
00	Four-character, 2-byte, address field; zero indicates no memory location.
48	ASCII H, D and R - "HDR".
44	ASCII H, D and R - "HDR".
52	ASCII H, D and R - "HDR".
1B	The checksum.

The first S1 record is explained as follows:

S1	S-record type S1, indicating that it is a code record.
13	Hexadecimal 13 (decimal 19), indicating the record type.
00	Four-character, 2-byte, address field; hex 0000 indicates no memory location.
00	Four-character, 2-byte, address field; hex 0000 indicates no memory location.

C.2 CPU32BUG CUSTOMIZATION

The general procedure for customizing CPU32B:

1. Copy the parameter area from the following command:

```
CPU32Bug>BM E0000 E01
```

2. Modify the parameters in RAM using the CHECKSUM value would begin at \$E000. Thus the word at \$400E must be changed so the customized CPU32Bug can be calculated the CHECKSUM value.

```
CPU32Bug>MS 400E FFFF
```

Change the SIGNON message to include the spaces after "Version 1.01" and a customized version number starting with or school/lab. Use the **MS** command

3. Create an S-record file of the changes key on the host computer terminal (file). Enter the file name **C32B1.s** command by pressing <CR>. The offset with the proper starting address of \$1000.

```
CPU32Bug>DU 4000 41FF  
CPU32Bug><ALT-F1><CR>
```

4. Create an S-record file of the rest of ALT-F1 key on the host computer open a log file. Enter the file name **DU** command by pressing <CR>.

```
CPU32Bug>DU E0200 FFF  
CPU32Bug><ALT-F1><CR>
```

5. If desired, the two S-record files can have "Effective address" lines at the beginning and end, but it is not required. If the user edit the first file to remove the S8 ter

APPENDIX

SELF-TEST ERROR

B.1 INTRODUCTION

On power-up or reset, CPU32Bug executes a self-test to verify memory integrity before issuing the sign-on message (SIGNON). If an error is detected, testing is aborted and an error message is displayed on the monitor prompt. Error messages are summarized as "000EXXXXXX" because the actual error address is not available to personnel. Additional error values, such as address and data bytes,

Table B-1. Self-Test Errors

Test Type and Error Message
CPU Register Test:
ERROR \$01 @ \$000EXXXX, CONFIDENCE
ERROR \$02 @ \$000EXXXX, CONFIDENCE
ERROR \$03 @ \$000EXXXX, CONFIDENCE
ERROR \$04 @ \$000EXXXX, CONFIDENCE
ERROR \$05 @ \$000EXXXX, CONFIDENCE
ERROR \$06 @ \$000EXXXX, CONFIDENCE
ERROR \$07 @ \$000EXXXX, CONFIDENCE
CPU Instruction Test:
ERROR \$10 @ \$000EXXXX, CONFIDENCE
ERROR \$11 @ \$000EXXXX, CONFIDENCE
ERROR \$12 @ \$000EXXXX, CONFIDENCE
ERROR \$13 @ \$000EXXXX, CONFIDENCE
ERROR \$14 @ \$000EXXXX, CONFIDENCE
ERROR \$15 @ \$000EXXXX, CONFIDENCE
ERROR \$16 @ \$000EXXXX, CONFIDENCE

Table B-1. Self-Test Error Messages

Test Type and Error Message
ROM Test:
ERROR \$20 @ \$000EXXXX, CONFIDENCE
ERROR \$21 @ \$000EXXXX, CONFIDENCE
RAM Test:
ERROR \$30 @ \$000EXXXX, CONFIDENCE
CPU Addressing Test:
ERROR \$40 @ \$000EXXXX, CONFIDENCE
ERROR \$41 @ \$000EXXXX, CONFIDENCE
ERROR \$42 @ \$000EXXXX, CONFIDENCE
ERROR \$43 @ \$000EXXXX, CONFIDENCE

C.1 INTRODUCTION

Within the CPU32Bug certain operating parameters must be customized to fit a particular situation. This appendix details the customization of the CPU32Bug to run on a compatible host computer with the Motorola MC68332 processor. A host computer is required to reprogram the EPROM on the BCB-32 board. The host computer must have ProComm terminal emulation program on the hard disk and must have a serial port. The user must be familiar with the following; CPU32Bug, ProComm, and the MC68332 processor.

NOTES

In the back of this appendix is a table of memory addresses. These addresses may be helpful to refer to the QBasic programs provided with the CPU32Bug.

CAUTIONS

Failure to incorporate changes as described in this appendix may cause malfunctions in the CPU32Bug. It is important to customize CPU32Bug.

The user customization area (parameter area) starts at address \$E01FF and continues down to address \$E0000. All memory locations starting at address \$E0000 are reserved for the \$E0000 base address of CPU32Bug. The software initialization table, memory initialization table, and chip select initialization table are located in this area. The FREEWARE Bulletin Board Service (BBS) update files for CPU32Bug will also be available in this area. The update file has the filename C32xxx.ARC. For more information see the technical support letter M68332EVS/L2.

Because there are two versions of the MC68332 processor, there are two sets of initialization tables. One set is for Rev. A and one set for Rev. B. Upon power-up the CSBOOT pin is sampled to determine if the hardware is Rev. A or Rev. B. The initialization table is selected based on the CSBOOT value. The user must change the values from the proper table. The only changes required are the values in the parameter area and the BASE ADDRESS fields for their platform board.

Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	
Common Chip Select Table: (Rev. B BCC -			
\$3C-3D	\$0E04	.CSBARBT	CSE
\$3E-3F	\$68B0	.CSORBT	.
New Chip Select Table: (F			
\$40-41	\$0003	.CSBAR0	CS0
\$42-43	\$503E	.CSOR0	.
\$44-45	\$0003	.CSBAR1	CS1
\$46-47	\$303E	.CSOR1	.
\$48-49	\$0003	.CSBAR2	CS2
\$4A-4B	\$683E	.CSOR2	.
\$4C-4D	\$0000	.CSBAR3	CS3
\$4E-4F	\$0000	.CSOR3	.
\$50-51	\$FFF8	.CSBAR4	CS4
\$52-53	\$680F	.CSOR4	.
\$54-55	\$FFE8	.CSBAR5	CS5
\$56-57	\$783F	.CSOR5	.
\$58-59	\$1004	.CSBAR6	CS6
\$5A-5B	\$38F0	.CSOR6	.
\$5C-5D	\$1004	.CSBAR7	CS7
\$5E-5F	\$58F0	.CSOR7	.
\$60-61	\$0103	.CSBAR8	CS8
\$62-63	\$6870	.CSOR8	.
\$64-65	\$0103	.CSBAR9	CS9
\$66-67	\$3030	.CSOR9	.
\$68-69	\$0103	.CSBAR10	CS1
\$6A-6B	\$5030	.CSOR10	.
\$6C-6D	\$020F	MCR_OR	Value on/r
\$6E-6F	\$DFFF	MCR_AND	Value stored 0, th Other

6. Verify the customized S-record file below. The -DC000 offset is required to base address of the S-records to the host computer.

CPU32Bug>VE -DC000<CR>

Enter the terminal emulator's escape system (ALT-F4 for ProComm). Then enter the file to the port where the BCC is connected to the com1 port).

After the file has been sent, restart the host computer. Then enter two <CR> to verify is complete and the terminal emulator displays a status message.

<CR><CR>
Verify passes.
CPU32Bug>

7. Verify the main S-record file, **C32B23.MX**. No offset is required.

CPU32Bug>VE<CR>

Enter the terminal emulator's escape system (ALT-F4 for ProComm). Then enter the S-record file to the BCC (type **c32b23.mx** to the com1 port).

After the file has been sent, restart the host computer. Then enter two <CR> to verify is complete and the terminal emulator displays a status message.

<CR><CR>
Verify passes.
CPU32Bug>

8. Follow the PROGBCC utility reprogramming the BCC EPROM with the file **C32B23.MX**.

9. Power up the newly programmed Repeat steps 1 through 8 above, to changes noted below. The CODESIZE the checksum valid only over the CP second half can be freely changed. S display terminal and code executi checksum.

STEP 1: No change.

STEP 2: Change checksum to the below where "XXXX" is:

CPU32Bug>**MS 400E XXXX**

STEP 3: Change the filename to temporary file consisting of entering **DU 400E 400** creating the C32B1C.M

STEP 4: Skip this step.

STEP 5: No change.

STEP 6: Change the filename to C

STEP 7: This step is optional.

STEP 8: Only the checksum value. Since the checks EPROM (\$FFFF), program ERASE THE BCC EPR

10. Power-up the BCC once again. The c

11. On the host computer, enter the follow record files so they may be properly a

```
C>DEL TMP.MX<CR>
C>DEL C32B1.MX<CR>
C>RENAME C32B1C.MX C32B1.MX
C>COPY C32B*.MX A:<CR>
```

12. The customization procedure is now c

C.3 CUSTOMIZATION TABLE

Table C-1. CPU32Bu

Offset	Default Value	Mnemonic	Description
\$00-03	\$00002FFC	PWR_SSP	Power Sequence Selection
\$04-07	\$000E0090	PWR_PC	Power Sequence Selection
\$08-0B	\$00020000	CODESIZE	Size of code segment
\$0C	\$20	SRECMAX	Max SREC size
\$0D	\$FF	CHECKALT	Check alternate code
\$0E-0F	\$3033	CHECKSUM	Checksum

Old Chip Select Table (ROM)

\$10-11	\$0003	.CSBAR0	CS0
\$12-13	\$5830	.CSOR0	.
\$14-15	\$0003	.CSBAR1	CS1
\$16-17	\$3830	.CSOR1	.
\$18-19	\$0103	.CSBAR2	CS2
\$1A-1B	\$6870	.CSOR2	.
\$1C-1D	\$0103	.CSBAR3	CS3
\$1E-1F	\$3030	.CSOR3	.
\$20-21	\$1004	.CSBAR4	CS4
\$22-23	\$5870	.CSOR4	.
\$24-25	\$1004	.CSBAR5	CS5
\$26-27	\$3870	.CSOR5	.
\$28-29	\$FFE8	.CSBAR6	CS6
\$2A-2B	\$783F	.CSOR6	.
\$2C-2D	\$0000	.CSBAR7	CS7
\$2E-2F	\$0000	.CSOR7	.
\$30-31	\$FFF8	.CSBAR8	CS8
\$32-33	\$680F	.CSOR8	.
\$34-35	\$0000	.CSBAR9	CS9
\$36-37	\$0000	.CSOR9	.
\$38-39	\$0103	.CSBAR10	CS10
\$3A-3B	\$5030	.CSOR10	.

Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	
Power On Branch V			
\$90-95	\$60FF0000E056	PWR_TBL1	BRA belo
\$96-9B	\$60FF0000DEE8	PWR_INI	BRA E R
\$9C-A1	\$60FF0000E070	PWR_TBL2	BRA be E
\$A2-A7	\$60FF00000004	PWR_TTL	BRA R E
\$A8-AD	\$60FF0000D8AA	PWR_TST	BRA E D R
\$AE-B3	\$60FF0000D4B4	PWR_GO	BRA Ei th D No
\$B4-B9	all \$FF's		BRA
\$BA-BF	all \$FF's		BRA
\$C0-CF	all \$FF's		<res

Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	
\$70	\$06	SYPCR_OR	Value up/r
\$71	\$FF	SYPCR_AND	Value store write halt
NO			
Enabling the software watchdog with CPU32Bug itself to fail when the watchdog failure is constant RESETing before RESETing during execution of particular			
Disabling the bus monitor timeout period for any unterminated bus cycle, i.e., accessing			
Changing the bus monitor timeout period for problems with slow memory or if the 8-bit			
\$72-73	\$8000	FCRYSTAL	Crys rate
\$74-77	\$FFFFFF	FEXTAL	Ext MOS EXT valu

Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	
ROM AUTO BC			
\$78-7B	\$FFFFFFF	RB_SP	ROM Bit C
\$7C-7F	\$FFFFFFF	RB_PC	ROM Bit C
CONSOLE DEFAULT TA			
\$80-83	\$00001C0F	.PARMS	Par D
\$84-85	\$2580	.BAUD	Bau
\$86	\$00	.PARITY	Pari
\$87	\$08	.DATA	Data

Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	
Console Default Table for S			
\$88	\$01	.STOP	Stop
\$89	\$FF	.XON_ENB	XON
\$8A	\$11	.XON	XON
\$8B	\$13	.XOFF	XOFF
Periodic Inte			
\$8C-8D	\$0642	.PICR	Peri Do
\$8E-8F	\$0102	.PITR	Peri Co fu m

C.4 COMMUNICATION FORMATS

Not all combinations of data bits, parity, and stop bits are legal. This section details the legal combinations that can be used with the MC68CPU32BUG.

Table C-2. MCU SCI C

Character Width	Parity
7	None
7	None
7	Even
7	Even
7	Odd
7	Odd
8	None
8	None
8	Even
8	Even
8	Odd
8	Odd

Table C-1. CPU32Bug Custom Initialization Table

Offset	Default Value	Mnemonic
Initialization Table		
\$D0-16F	all \$FF's	INITTBL

The Initialization Table is organized as follows:

<ADDR> <CNT/SZ> <FILL>
4 1 0|1

Where:

<ADDR> is the destination address. It must start on a even address (0, 2, 4, ..., value (\$FFFFFF) terminates the table).

<CNT/SZ> is the count/size code for the table entry.

n is the upper nibble of the number of <DATA> elements in successive addresses.

s is the lower nibble of the address and the storage offset.

1 = BYTE

2 = WORD

4 = LONG

An invalid size code is treated as 1.

<FILL> is a dummy placeholder for a LONG WORD sized <DATA> element. It is placed at the address (word) boundary of the data, otherwise it is one byte.

<DATA> is the byte, word, or long word to be stored starting at the specified address. If the data size is n bytes, then the next Table entry will start at the address of the next word boundary.

Table C-1. CPU32Bug Cust

Initialization Table
 This entry format aligns with the normal automatically aligned on an even address (with the <FILL> byte is handled automatically)

	Rel.	Addr	Contents	Label
		0000	00FFFA21	
		0004	01	
	DATA			
		0005	04	
		0006	00FFFA21	
		000A	31	
	DATA			
		000B	04 22 47 FE	

Skips \$1F->	0010	00FFFA22	
	0014	02	
	DATA		
Skips \$15->	0016	0544	
	0018	00FFFA74	
	001C	04	
	DATA		
Skips \$1D->	001E	12345678	
	0022	00FFFA74	
	0026	04	
	DATA		
Skips \$27->	0028	12345678	
	002C	0002307F	
	0030	FFFFFFFF	
		Terminate	

The routine will also terminate before any attempt to read past the end of the table. Thus the user can complete the table with a termination entry whose <ADDR> equals FILL.

Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	Text
Sign On Text			
\$170- 1FF		SIGNON	Text
Default values shown in MASM assembly will be substituted for each space character (" ") to show be preserved.			
SIGNON	DC.B	SIGN\$2-SIGN\$1	
SIGN\$1	DC.B	\$0D,\$0A,\$0A	
	DC.B	'CPU32Bug^Debugg	
	DCB.B	34,\$20	
	DC.B	\$0D,\$0A	
	DC.B	'^(C)^Copyright,^19	
	DCB.B	23,\$20	
SIGN\$2	EQU	*	

C.8 PLATFORM BOARD (PFB) REV

PFB Rev. C boards have jumpers (J8 - J13 compatible with Rev. A, Rev. B or Rev. C BCC to Rev. B or C compatibility on a Rev. C PFB, al

C.5 BCC REV. A CHIP SELECTION

Table C-3 covers Rev. A of the M68332BCC Board Platform Board.

Table C-6. PFB Re

BCC BOARD REVISION	PFB Rev. A	PFB Rev. B
BCC Rev. A	YES	NO
BCC Rev. B	NO	YES
BCC Rev. C	NO	YES

(1) The default when no jumper block is installed is F

Table C-3. Rev. A Chip Selection

Signal	Board/Chip	Description
CSBOOT	BCC U4	CPU32Bug EPROM
CS0	BCC U3	read/write enable for U3
CS1	BCC U2	read/write enable for U2
CS2	PFB U1/U3	read enable for MSE
CS3	PFB U1	write enable for LSB
CS4	PFB U4	read enable for MSE
CS5	PFB U2	read enable for LSB
CS6	PFB U5	chip enable for MC68000
CS7	<unused>	
CS8	PFB	ABORT pushbutton
CS9	<unused>	
CS10	PFB U3	write enable for MSE cut/jump U3-27 from U3

NO

U1/U3 = 120 nsec RAM with fast termination

U2/U4 = ROM laid-out wrong, can only

C.6 BCC REV. B CHIP SELECTION

Table C-4 covers Rev. B of the M68332BC Platform Board.

Table C-4. Rev. B Chi

Signal	Board/Chip	
CSBOOT	BCC U4	CPU32Bug EPROM
CS0	BCC U3	write enable for MSE
CS1	BCC U2	write enable for LSB
CS2	BCC U2/U3	read enable for MSE
CS3	<unused>	
CS4	PFB	ABORT pushbutton
CS5	PFB U5	chip enable for MC6 CS2 to CS5 required
CS6	PFB U2	read enable for LSB
CS7	PFB U4	read enable for MSE
CS8	PFB U1/U3	read enable for MSE
CS9	PFB U1	write enable for LSB
CS10	PFB U3	write enable for MSE

NO

U1/U3 = 120 nsec RAM with fast termi

U2/U4 = 250 nsec EPROM (or jumper)

C.7 BCC REV. C CHIP SELECTION

The table below covers Rev. C of the M68332B Platform Board.

Table C-5. BCC Rev. C Chi

Signal	Board/Chip	
CSBOOT	BCC U3	CPU32Bug EPROM
CSBOOT	BCC U4	CPU32Bug EPROM
CS0	BCC U1	write enable for MSE
CS1	BCC U2	write enable for LSB
CS2	BCC U3/U1	read enable for MSE
CS3	<unused>	
CS4	PFB	ABORT push-button
CS5	PFB U5	chip enable for MC6 CS2 to CS5 required
CS6	PFB U2	read enable for LSB
CS7	PFB U4	read enable for MSE
CS8	PFB U1/U3	read enable for MSE
CS9	PFB U1	write enable for LSB
CS10	PFB U3	write enable for MSE

Q: How can I get CPU32Bug to automatically execute my user program?

A: Use the ROM Auto Boot Vectors (**RB_SP** and **RB_PC**) whereby CPU32Bug initializes itself and then jumps to the User Counter (PC), thus starting execution of the user program.

C.9 CPU32BUG QUESTIONS AND ANSWERS

Q: How can I change the chip selections to fit my needs?

A: Use the Chip Select Table parameters to customize two tables; an Old one for Rev. A BCC units and a New one for Rev. B. The selection is based upon whether good RAM is programmed using the Old Table values. Chip assignments. The chip selects designated for the new table can be used if the corresponding resources are correctly assigned in the correct table, or place them in both tables if you want to support both revisions.

Q: How can I change CPU32Bug to automatically select the 2K Standby RAM Module on the MC68332, upon power-up?

A: Use the Initialization Table (INITTBL) to set up the chip select table so that it will initialize the desired resource. The following table can be used to initialize the 2K Standby RAM module at address \$80000 in unrestricted space and assumes the MM bit is set (MM bit in MCR register equals one). Remember to disable the normal chip select initialization (via PWI) before enabling the new chip select initialization.

Offset	Value	
\$D0	\$FFFFFFFFF	Table 1
\$D4	\$00FFFB00	RAM
\$D8	\$02	Word
\$D9	\$FF	Filler
\$DA	\$0000	Word
\$DC	\$00FFFB04	RAM
\$E0	\$02	Word
\$E1	\$FF	Filler
\$E2	\$0800	Word
\$E4	\$FFFFFFFFF	Table 2

Q: How can I change CPU32Bug so I don't have to recompile my user program every time I change my user program in the second section?

A: Change the **CODESIZE** parameter to \$1000 in the code section. This value is used in calculating the checksum. Or, disable the unprogrammed state of all \$FF's, i.e., set the **CODENOFF** parameter to \$0000.

Q: How can I change the Periodic Interrupt Timer functions?

A: Change the Periodic Interrupt Timer **.PITR** parameter's value is placed into the PITR reg

Q: How can I change the default RS-232 communication parameters? (number of data bits, stop bits, and XON/XOFF)

A: Use the Console Default Table for SCI (**.BAUD**, **.PARITY**, **.XON**, and **.XOFF**) to change these parameters.

Q: How can I change the crystal frequency? Can I use an external clock?

A: Change the **FCRYSTAL** parameter to alter the CPU32Bug's internal VCO. To use an external clock, set the **FCRYSTAL** parameter to the external clock frequency and the **MODCLK** parameter to 0. CPU32Bug monitors the MODCLK* signal to determine the external clock source and then uses it when calculating SCI baud rates.

Q: Why do certain baud rates fail to work after I change the crystal frequency or use an external clock?

A: There is an integral relationship between the system clock and the baud rate. As per Section 5.6.3.1 SCI CONTROL Manual, MC68332UM/AD (or in the previous version of the manual, SIM32UM/AD), as defined by the formula:

$$\text{SCI baud} = \frac{\text{System clock}}{\text{SCBR}}$$

where SCBR equals {1, 2, 3, ..., 8191}. For a given system clock, there is a range of SCBR values between the Nominal Baud Rate and the Actual Baud Rate. This range must be kept within 3% for reliable operation. Reliability is important because if the baud rate is too slow, the ability of the communications hardware to receive data may be lost. For example, a device, such as found in the IBM-PC, might not respond to a command if the baud rate is too slow.

In summary, all baud rates may not be available.

Q: After I made the parameter change for an external clock, the signon message does not appear. Why doesn't it work?

A: The trace between pins 2 and 3 of jumper J1 must be broken. Connect the trace from pin 2 over pins 1-2 of J1 before the external clock is selected.

Q: How can I change the number of data bytes in a S-record command?

A: Change the **SRECMAX** parameter to alter the maximum number of data bytes in a S-record. Note that some loaders can view/edit as text files. Thus the default is set to 256.

Q: How can I move the register module base to a different memory location? (I want to move the MM bit in the Module Control Register (MCR) to a different memory location.)

A: Change the **MCR_AND** parameter so the MCR routine initializes the MCR register by first reading the current parameter value and then AND'ing the result with the new value before storing the resulting value back into the MCR register.

Q: How can I enable the Software Watchdog or disable it? (The SWD bit is controlled by the write-once System Protection Register.)

A: Change the **SYPCR_OR** and **SYPCR_AND** parameters to the desired values and place them into the SYPCR register. The **PWR_INIT** routine first reads the register, OR'ing in the **SYPCR_OR** parameter value and then AND'ing the result with the **SYPCR_AND** parameter value before writing the result back into the SYPCR register. As the Software Watchdog is controlled by the write-once values, some CPU32Bug commands may fail to be serviced, which causes a system reset. If the system fails to respond to a command, the signon message will never appear, as the MCU will be in a reset state.